Transparent Huge Pages
Transparent Huge Page support for MIPS is currently under development. THP is currently planned to only be available for 64-bit kernels. A git tree contains the development code.
Only R4000-style TLBs are supported. R8000 support may be added in the distant future. The NEC VR41xx processors have such a TLB but do not support the necessary huge page size not even for 4kB base page size so huge page support is not possible for them.
Size of Huge Pages
Due to the page table layout doubling the base page size means the huge page size will increase by a factor of 8. These are the numbers:
|Base Page Size||Huge Page Size||size of pgd||size of pmd and pte||Address space||Comments|
|8kB||8MB||8kB||8kB||43||R8000 and Cavium cnMIPS cores only|
|32kB||128MB||32kB||32kB||49||Cavium cnMIPS cores only|
Only the very largest systems will gain from enabling huge page support with a very large base page size.
Page Table Structure
Similar to what x86 does MIPS also folds the 2MB ptes into the PMD thus eleminating the last level of the page table.
Each diagram illustrates the case of a particular page size. In an actual page table both sizes will coexist. The TLB reload code and memory management code can distinguish between the normal and huge page case by testing the PAGE_HUGE bit.
- http://www.stanford.edu/class/cs240/readings/navarro.pdf “Practical, transparent operating system support for superpages”