linux-mips
[Top] [All Lists]

Re: [PATCH 1/2] MIPS: lantiq: Fix IPI interrupt handling

To: Hauke Mehrtens <hauke@hauke-m.de>
Subject: Re: [PATCH 1/2] MIPS: lantiq: Fix IPI interrupt handling
From: Paul Burton <paul.burton@mips.com>
Date: Mon, 7 Jan 2019 21:40:05 +0000
Accept-language: en-US
Authentication-results: spf=none (sender IP is ) smtp.mailfrom=pburton@wavecomp.com;
Cc: Paul Burton <pburton@wavecomp.com>, "jhogan@kernel.org" <jhogan@kernel.org>, "ralf@linux-mips.org" <ralf@linux-mips.org>, "john@phrozen.org" <john@phrozen.org>, "linux-mips@linux-mips.org" <linux-mips@linux-mips.org>, "linux-mips@vger.kernel.org" <linux-mips@vger.kernel.org>, Hauke Mehrtens <hauke@hauke-m.de>, "stable@kernel.org" <stable@kernel.org>, "linux-mips@vger.kernel.org" <linux-mips@vger.kernel.org>
Dkim-signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=wavesemi.onmicrosoft.com; s=selector1-wavecomp-com; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=GmxG+kYglgpZv7Byfj9UAuzpYIMKpPM/+b/CwgLxhK0=; b=kKXnJ1OTjMzFfi3dCnnLEo4/zd7MfiRVsJUVBijIfuZ1mk1DRNctWCb/L4hpRC0nC3Zvv4YLZ2zor69SAoint6/bIpNZAHCcG9+pW7EAZ38anwGK3uUG2YbH82zbGjDlVnLMHPwCOnzF+Uz/KazJoUn1+axxUb+dngLcRtj5ipE=
In-reply-to: <20190106184412.18096-1-hauke@hauke-m.de>
List-archive: <http://www.linux-mips.org/archives/linux-mips/>
List-help: <mailto:ecartis@linux-mips.org?Subject=help>
List-id: linux-mips <linux-mips.eddie.linux-mips.org>
List-owner: <mailto:ralf@linux-mips.org>
List-post: <mailto:linux-mips@linux-mips.org>
List-software: Ecartis version 1.0.0
List-subscribe: <mailto:ecartis@linux-mips.org?subject=subscribe%20linux-mips>
List-unsubscribe: <mailto:ecartis@linux-mips.org?subject=unsubscribe%20linux-mips>
Original-recipient: rfc822;linux-mips@linux-mips.org
References: <20190106184412.18096-1-hauke@hauke-m.de>
Sender: linux-mips-bounce@linux-mips.org
Spamdiagnosticmetadata: NSPM
Spamdiagnosticoutput: 1:99
Thread-index: AQHUpe/gosOp4lxTTkGLKChvIpWpI6WkVzQA
Thread-topic: [PATCH 1/2] MIPS: lantiq: Fix IPI interrupt handling
Hello,

Hauke Mehrtens wrote:
> This makes SMP on the vrx200 work again, by removing all the MIPS CPU
> interrupt specific code and making it fully use the generic MIPS CPU
> interrupt controller.
> 
> The mti,cpu-interrupt-controller from irq-mips-cpu.c now handles the CPU
> interrupts and also the IPI interrupts which are used to communication
> between the CPUs in a SMP system. The generic interrupt code was
> already used before but the interrupt vectors were overwritten again
> when we called set_vi_handler() in the lantiq interrupt driver and we
> also provided our own plat_irq_dispatch() function which overwrote the
> weak generic implementation. Now the code uses the generic handler for
> the MIPS CPU interrupts including the IPI interrupts and registers a
> handler for the CPU interrupts which are handled by the lantiq ICU with
> irq_set_chained_handler() which was already called before.
> 
> Calling the set_c0_status() function is also not needed any more because
> the generic MIPS CPU interrupt already activates the needed bits.
> 
> Fixes 1eed40043579 ("MIPS: smp-mt: Use CPU interrupt controller IPI IRQ 
> domain support")
> Cc: stable@kernel.org # v4.12
> Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>

Series applied to mips-fixes.

Thanks,
    Paul

[ This message was auto-generated; if you believe anything is incorrect
  then please email paul.burton@mips.com to report it. ]

<Prev in Thread] Current Thread [Next in Thread>