[Top] [All Lists]

Octeon breakage from 77f3ee59ee7cfe19e0ee48d9a990c7967fbfcbed

Subject: Octeon breakage from 77f3ee59ee7cfe19e0ee48d9a990c7967fbfcbed
From: Paul Martin <>
Date: Mon, 23 Feb 2015 18:48:09 +0000
List-archive: <>
List-help: <>
List-id: linux-mips <>
List-owner: <>
List-post: <>
List-software: Ecartis version 1.0.0
List-subscribe: <>
List-unsubscribe: <>
Original-recipient: rfc822;
User-agent: Mutt/1.5.23 (2014-03-12)
Commit 77f3ee59ee7cfe19e0ee48d9a990c7967fbfcbed

  MIPS: mm: tlbex: Use cpu_has_mips_r2_exec_hazard for the EHB instruction

causes problems on Octeon when trying to run a 4.0-rc1 kernel:

  Kernel panic - not syncing: No TLB refill handler yet (CPU type: 79)

as arch/mips/include/asm/mach-cavium-octeon/cpu-feature-overrides.h

  #define cpu_has_mips64r2        1
  #define cpu_has_mips_r2_exec_hazard 0

Reverting the patch allows the kernel to boot normally.

I'm not sure which is wrong: the use of cpu_has_mips_r2_exec_hazard to
detect the EHB instruction, or the Cavium headers.  I suspect the
override in the latter may be wrong.

I'll just note that 3.19 does not make any use of this value.

Paul Martin                        
Senior Software Developer, Codethink Ltd.

<Prev in Thread] Current Thread [Next in Thread>
  • Octeon breakage from 77f3ee59ee7cfe19e0ee48d9a990c7967fbfcbed, Paul Martin <=