[Top] [All Lists]

Re: [PATCH] MIPS: Add printing of ES bit when cache error occurs.

To: Ralf Baechle <>
Subject: Re: [PATCH] MIPS: Add printing of ES bit when cache error occurs.
From: Markos Chandras <>
Date: Tue, 8 Oct 2013 09:16:27 +0100
Cc: <>, Leonid Yegoshin <>
In-reply-to: <>
List-archive: <>
List-help: <>
List-id: linux-mips <>
List-owner: <>
List-post: <>
List-software: Ecartis version 1.0.0
List-subscribe: <>
List-unsubscribe: <>
Original-recipient: rfc822;
References: <> <>
User-agent: Mozilla/5.0 (X11; Linux x86_64; rv:24.0) Gecko/20100101 Thunderbird/24.0
On 10/08/13 06:06, Ralf Baechle wrote:
On Mon, Oct 07, 2013 at 10:25:52AM +0100, Markos Chandras wrote:

From: Leonid Yegoshin <>

Print out the source of request that caused the error (ES bit) when
a cache error exception occurs.

The reason ES isn't being printed is that not all processors that support
a cache error exception have an ES bit.  The R4000 has it, R5000 doesn't,
R10000 CacheErr looks rather different - and in fact MIPS32/64 make the
entire register optional and its details implementation specific.

Don't even ask me anymore which processor the implementation in the
kernel is trying to support - probably something R7000ish, at least
that's what guess from the 1385617929e09545f9858785ea3dc1068fedfde1
commit log.

Short of some fancy engineering, I'd suggest throwing in a switch
statement and per processor type printks just as in parity_protection_init.


Hi Ralf,

hmm i see. ok i will do that instead.

<Prev in Thread] Current Thread [Next in Thread>