[Top] [All Lists]

Re: [PATCH] MIPS: Fix errata for some 1074K cores.

To: Leonid Yegoshin <>
Subject: Re: [PATCH] MIPS: Fix errata for some 1074K cores.
From: Florian Fainelli <>
Date: Thu, 12 Sep 2013 16:05:53 +0100
Cc: Paul Burton <>, "Steven J. Hill" <>, "" <>, "" <>
Dkim-signature: v=1; a=rsa-sha256; c=relaxed/relaxed;; s=20120113; h=mime-version:in-reply-to:references:from:date:message-id:subject:to :cc:content-type:content-transfer-encoding; bh=JtW0CdV+NLubnI6CBQWZ5CbEwmxEbOlgkdw/KQ7NheM=; b=uFoWuM8W5eqEAhsJOKrIJGpZHjW4gGjweLGukuG9cspkdwVVTEINA794sWcaVWEWsn hNp2vJJxo26oyFCUNyyMGm1LKj9JRtY70HvVcGeLuk6oROWeKkGNMMLDumVRBp1PmWFA cOfVKgUUCjeFgvrgfT18kaeN0m2azAvQD2Q4LUMSScARnV2OprCVs9WjLowH2tKU0GAw MCgoBp1WbkTXPTqV2bUtRlwWxAQTY4pSFYF7ZB+LYJSzgOXwbHTQmf3e5EPS9vVUqFOZ gOBGYd0c2wYxVIoV29oygi2/v+ElitN132UPAOP+dUGhfs6uMdU5CsDMRtJx70YafVmF kXBw==
In-reply-to: <>
List-archive: <>
List-help: <>
List-id: linux-mips <>
List-owner: <>
List-post: <>
List-software: Ecartis version 1.0.0
List-subscribe: <>
List-unsubscribe: <>
Original-recipient: rfc822;
References: <> <> <>
2013/9/12 Leonid Yegoshin <>:
> Treat it as is.
> It is a dirty laundry of HW engineers and you may need to communicate with 
> them or read Errata docs on CPU.
> If it is about a way how it is written - ask Steven, initially it was in 
> mainland probe code but he think it should be a separate function. I just 
> corrected him, pointing that erratas on 74K and 1074K are different. But 
> because he insist on having the same CPU_74K for both, so...

If you take a look at another CPU company such as ARM, they provide
lengthy explanations for their various Erratas:

config PJ4B_ERRATA_4742
        bool "PJ4B Errata 4742: IDLE Wake Up Commands can Cause the
CPU Core to Cease Operation"
        depends on CPU_PJ4B && MACH_ARMADA_370
        default y
          When coming out of either a Wait for Interrupt (WFI) or a Wait for
          Event (WFE) IDLE states, a specific timing sensitivity exists between
          the retiring WFI/WFE instructions and the newly issued subsequent
          instructions.  This sensitivity can result in a CPU hang scenario.
          The software must insert either a Data Synchronization Barrier (DSB)
          or Data Memory Barrier (DMB) command immediately after the WFI/WFE

I really think that you should aim for the same level of information
so that people know whether this is relevant for their platform,
whether they have the ECO applied etc...

<Prev in Thread] Current Thread [Next in Thread>