[Top] [All Lists]

[PATCH v2 2/3] MIPS: ralink: mt7620: add wdt clock definition

To: Ralf Baechle <>
Subject: [PATCH v2 2/3] MIPS: ralink: mt7620: add wdt clock definition
From: Gabor Juhos <>
Date: Fri, 23 Aug 2013 08:31:31 +0200
Cc:, John Crispin <>, Gabor Juhos <>
In-reply-to: <>
List-archive: <>
List-help: <>
List-id: linux-mips <>
List-owner: <>
List-post: <>
List-software: Ecartis version 1.0.0
List-subscribe: <>
List-unsubscribe: <>
Original-recipient: rfc822;
References: <>
From: John Crispin <>

The watchdog driver of the SoC uses the clk API to
get the clock associated with the watchdog device.
However the MT7620 specific setup code does not
register a clock for the watchdog device yet which
leads to the following error:

  rt2880_wdt: probe of 10000120.watchdog failed with error -2

Register a clock device for the watchdog in order to
avoid the error and make the watchdog usable.

Signed-off-by: John Crispin <>
Signed-off-by: Gabor Juhos <>
Changes since v1:
  - rebase against the mips-for-linux-next branch of the
    upstream-sfr.git tree

This makes the following patch obsolete:
 arch/mips/ralink/mt7620.c |    1 +
 1 file changed, 1 insertion(+)

diff --git a/arch/mips/ralink/mt7620.c b/arch/mips/ralink/mt7620.c
index 8dd3b0d..6c37c9d 100644
--- a/arch/mips/ralink/mt7620.c
+++ b/arch/mips/ralink/mt7620.c
@@ -316,6 +316,7 @@ void __init ralink_clk_init(void)
        ralink_clk_add("cpu", cpu_rate);
        ralink_clk_add("10000100.timer", periph_rate);
+       ralink_clk_add("10000120.watchdog", periph_rate);
        ralink_clk_add("10000500.uart", periph_rate);
        ralink_clk_add("10000c00.uartlite", periph_rate);

<Prev in Thread] Current Thread [Next in Thread>