[Top] [All Lists]

[PATCH v2 0/2] OCTEON GPIO support.

To:,, Linus Walleij <>
Subject: [PATCH v2 0/2] OCTEON GPIO support.
From: David Daney <>
Date: Mon, 29 Jul 2013 14:29:08 -0700
Cc:,, David Daney <>
Dkim-signature: v=1; a=rsa-sha256; c=relaxed/relaxed;; s=20120113; h=from:to:cc:subject:date:message-id:x-mailer; bh=h6rIvBVU3qfh+J/PJpKR87KZm0Quzlto578o85ZR9+I=; b=I5imQztcqtTDfMyJ4CqSC67G+ZiMMesys9couip9WIvZgzOAO2t3vXDixMeJUY8Vgn 3CTIi9djJaGxem7nsN7tO7pQFvGxxbk34ojs4kBpYIcz0m++q4bvaIRKMt+Z9nnL7g96 FJ3oAWA/57PORH6yoYO2IDWkC7Ioa333v387t4TD5zNUqNBU7kbfFraXDrTjjURpunEk OJLZlG3mYPpl6EQ6i4cHQiybPs6YrtzvBvogXnRMIYDsOovbjLd1D2sH0tpKTiZO2zqT JzqK2XBQjGXMQ8Z4d5tIa6BVPNTi1OmGDInSx7355nVBtLNycz5Y4rvczm3GH3WUUrT+ xnXw==
List-archive: <>
List-help: <>
List-id: linux-mips <>
List-owner: <>
List-post: <>
List-software: Ecartis version 1.0.0
List-subscribe: <>
List-unsubscribe: <>
Original-recipient: rfc822;
From: David Daney <>

The Cavium, OCTEON is a MIPS based SoC.  Here we add support for its
on-chip GPIO lines.

Changes from v1: Cleaned up variable names, messages and added some
comments as suggested by Linus Walleij.

The second patch depends on the first, but is in code maintained by
Ralf.  It may be best to mrege both of these together, perhaps from
the GPIO tree, with Ralf's Acked-by.

David Daney (2):
  gpio MIPS/OCTEON: Add a driver for OCTEON's on-chip GPIO pins.

 arch/mips/Kconfig                               |   1 +
 arch/mips/include/asm/mach-cavium-octeon/gpio.h |  21 ++++
 drivers/gpio/Kconfig                            |   8 ++
 drivers/gpio/Makefile                           |   1 +
 drivers/gpio/gpio-octeon.c                      | 157 ++++++++++++++++++++++++
 5 files changed, 188 insertions(+)
 create mode 100644 arch/mips/include/asm/mach-cavium-octeon/gpio.h
 create mode 100644 drivers/gpio/gpio-octeon.c


<Prev in Thread] Current Thread [Next in Thread>