[Top] [All Lists]

Re: [PATCH 1/9] MIPS: Decouple BMIPS CPU support from bcm47xx/bcm63xx So

To: Kevin Cernekee <>
Subject: Re: [PATCH 1/9] MIPS: Decouple BMIPS CPU support from bcm47xx/bcm63xx SoC code
From: Florian Fainelli <>
Date: Sun, 17 Oct 2010 18:59:43 +0200
Cc: Ralf Baechle <>,,,
In-reply-to: <17ebecce124618ddf83ec6fe8e526f93@localhost>
Organization: Freebox
Original-recipient: rfc822;
References: <17ebecce124618ddf83ec6fe8e526f93@localhost>
User-agent: KMail/1.13.5 (Linux/2.6.36-rc6-amd64; KDE/4.4.5; x86_64; ; )
Hello Kevin,

Le Saturday 16 October 2010 23:22:30, Kevin Cernekee a écrit :
> BMIPS processor cores are used in 50+ different chipsets spread across
> 5+ product lines.  In many cases the chipsets do not share the same
> peripheral register layouts, the same register blocks, the same
> interrupt controllers, the same memory maps, or much of anything else.
> But, across radically different SoCs that share nothing more than the
> same BMIPS CPU, a few things are still mostly constant:
> SMP operations
> Access to performance counters
> DMA cache coherency quirks
> Cache and memory bus configuration
> So, it makes sense to treat each BMIPS processor type as a generic
> "building block," rather than tying it to a specific SoC.  This makes it
> easier to support a large number of BMIPS-based chipsets without
> unnecessary duplication of code, and provides the infrastructure needed
> to support BMIPS-proprietary features.
> Signed-off-by: Kevin Cernekee <>

I boot tested all of your nine patches on a BCM6348 system without problems.

Tested-by: Florian Fainelli <>

<Prev in Thread] Current Thread [Next in Thread>