[Top] [All Lists]

Re: [Q] enabling FPU for vpe1

To: "Kevin D. Kissell" <>
Subject: Re: [Q] enabling FPU for vpe1
From: Deng-Cheng Zhu <>
Date: Wed, 4 Aug 2010 18:14:27 +0800
Dkim-signature: v=1; a=rsa-sha256; c=relaxed/relaxed;; s=gamma; h=domainkey-signature:mime-version:received:received:in-reply-to :references:date:message-id:subject:from:to:cc:content-type :content-transfer-encoding; bh=c9nl+vBptVSKMPqPFRNSq3aMcr9lTCzwHdQnlkXDU6g=; b=jzr2UANF4/r6Wg7/xFEaVyvQe1GPwcCth0TVmzzACaG1jzLE3J+9ELqaku/p/sEJOp th5nALQfh0D5wMfjSIf96be6e5iZ1QEqwmpQiGDHv4SpQy6YLDgZaMmK8eP6Cu2uxYRM Kws58IZqacGHhlSVqcaSyhiEOcrWfx5bCgOXk=
Domainkey-signature: a=rsa-sha1; c=nofws;; s=gamma; h=mime-version:in-reply-to:references:date:message-id:subject:from:to :cc:content-type:content-transfer-encoding; b=imZOcxLyoj36QFQhJmXQPikosyioEHRylYLfHo91k25M0bHAshXzXlyK/E1r71ce9X uTogwz5M177acFKVixdVSAEoQXe5pOJFkZYKigPMf8B3a/T7b8hKbKBZJ0BKtuwEqnJb hKvKRGjUgCbm2wCODWkz/2CBP3OpY7wly7UxI=
In-reply-to: <>
Original-recipient: rfc822;
References: <> <>
Thanks for looking into this.

I did do that. But the CU1 bit of TC#1 (in VPE#1) can not be set by
TC#0 or itself. Looks like VPE#1 is not seeing the FPU at all...


2010/8/4 Kevin D. Kissell <>:
> Check the MIPS MT spec.  If I recall correctly, it's possible to enable
> access to the FPU by either VPE by setting the right bits while the
> processor is in the MT configuration mode.
> Deng-Cheng Zhu wrote:
>> Hi,
>> I'm working on a 34Kf CPU. I understand that only one TC can use the
>> FPU at any given time.
>> My question is: If a TC is attached to the 2nd VPE (i.e. VPE1), can I
>> enable FPU for it?
>> I experimented on this, but failed to do it. Am I missing something?
>> Thanks
>> Deng-Cheng

<Prev in Thread] Current Thread [Next in Thread>