[Top] [All Lists]

about kexec support on mips smp

To: Linux MIPS Mailing List <>
Subject: about kexec support on mips smp
From: "wilbur.chan" <>
Date: Mon, 16 Nov 2009 23:22:40 +0800
Dkim-signature: v=1; a=rsa-sha256; c=relaxed/relaxed;; s=gamma; h=domainkey-signature:mime-version:received:date:message-id:subject :from:to:content-type; bh=q/HKiHB723pCl9X4ABDpDCSyQVV36e7MTiyM1FYj10k=; b=XgaVZKLP6Jpqxs8UGyDB+RF7zW9wBbKfZ1SUCNVB7eZq+k9n8ro6pHuSA7/T3shSQv 2+nVpnF8m6TqcId0Fok22dC+6VurfWvKo1nG8mhxit8RD+U9+3u/XOok7bjCWyOekM1+ ZMX1w6fqilIYyIi8q/DP2qnLlbKMjQd+y3+tE=
Domainkey-signature: a=rsa-sha1; c=nofws;; s=gamma; h=mime-version:date:message-id:subject:from:to:content-type; b=bwXlnTIcCetLHW50a2uNJQtTa/6VYb4jo8I2t0uqFLaKZd2jwu6vaDfb1/2ITjwkYF H06UYnD0xzfSaLTQfwZ3+35nuJDUXqCZJtVmon2Ewj4Cwt2WvXAHEFsIElBcuOOnCp/B Di+wxTpukgRFtH1jNGSMYwSgTjruyyhUvL4M0=
Original-recipient: rfc822;
Hi all!

Recently , I am trying    kexec smp feature support for ppc64,  and mips64 .

I found that , ppc64  makes  the secondary cpus to spin in a loop
,while in mips64 , the seconday cpus wait until the main cpu  jumped
to kernel entry , and then they(secondary cpus)

jumped to kernel entry too .

So I 've got some questions on the entry point for cpus.

It seemed that , in kernel code , seconday cpus were brought up by
main cpu in a 'init' process .

After initializing , the main cpu send ipi to all  secondary cpus
,waked them up , and  then , secondary cpus jump to a different
'secondary ' entry point. But patches show that ,all cpus

will jumped to the same entry ,so I 'm not sure about this , if all
cpus would have the simillar  boot process  or not.

Any suggestion?

Thank you



<Prev in Thread] Current Thread [Next in Thread>
  • about kexec support on mips smp, wilbur.chan <=