[Top] [All Lists]

Re: [PATCH][MIPS] Use CP0 Count register to implement more granular ndel

To: Mauricio Culibrk <>
Subject: Re: [PATCH][MIPS] Use CP0 Count register to implement more granular ndelay
From: David VomLehn <>
Date: Wed, 25 Mar 2009 10:37:49 -0700
Authentication-results: sj-dkim-4;; dkim=pass ( sig from verified; );
Dkim-signature: v=1; a=rsa-sha256; q=dns/txt; l=2110; t=1238002670; x=1238866670; c=relaxed/simple; s=sjdkim4002; h=Content-Type:From:Subject:Content-Transfer-Encoding:MIME-Version;;; z=From:=20David=20VomLehn=20<> |Subject:=20Re=3A=20[PATCH][MIPS]=20Use=20CP0=20Count=20reg ister=20to=20implement=20more=20granular=0A=20ndelay |Sender:=20; bh=vOtc3hy9rrWN2TbfzBslslPHwvX3RgCUJ3yhOhYosx4=; b=gF9s92JHyodX2FU9ETDH6dTCoe4/EDXvOcYQBOgdfeNrus4Yc844dwol9E ZR/1d4zpm/L7GG/92g731+eOCtdZMg8XNwNykWa5dM4eAG8AqTwpGFwv2Ims WBXNQxewCK;
In-reply-to: <>
Original-recipient: rfc822;
References: <>
User-agent: Thunderbird (X11/20090320)
Mauricio Culibrk wrote:
Hi there!

I'm really sorry for bothering you.... I noticed your posts and patch on the linux-mips mailing list....
and I'm very interested in ndelay patch you proposed.

I'm currently using some embedded mips-based boards for bit-banging SPI and I2C implementations... but the current code uses udelay which is way too "long" for the purporse...

I'm wondering if you have any updated/fixed patch available as you mention that on the list (that you'll fix your patch a little regarding all the comments received)

Anyway... I'm using some "consumer" boards based on Atheros WiSoCs AR2315, AR2317... and Broadcom chips which should have MIPS32 MIPS4K cores... this cpu should have a "functioning cr0 register", right? (as I have absolutely no "datasheets" available to check for that)

The latest version of the ndelay patch is version 3, which disables interrupts to ensure the Count register doesn't wrap. If you have interrupts disabled already, there is another function you can can call. You can get the version 3 patch from the mailing list archive at

I haven't received much feedback since the first version of the patch, and it's something we're already using, so I think it's in pretty good shape. And, as I understand it, R4000-series processors should be in shape as far as a good Count register. Part of the version 3 patch adds dependencies so that it will only appear in your favorite configuration tool if you've selected a processor on which it will work. Ralf has mentioned some issues with some R4000 processors, though.

As the code stands on my 24K processor, a requested delay of 100 nsec ends up as an actual delay of a bit over 130 nsec. Not perfect, but definitely less than 1000 nsec. I have been thinking about adding in a calibration constant that should get it closer, but it hasn't been important yet and I wanted the basic patch to get accepted before I did anything *really* obscure.

<Prev in Thread] Current Thread [Next in Thread>
  • Re: [PATCH][MIPS] Use CP0 Count register to implement more granular ndelay, David VomLehn <=