[Top] [All Lists]

Re: [PATCH 15/36] Probe for Cavium OCTEON CPUs.

To: David Daney <>
Subject: Re: [PATCH 15/36] Probe for Cavium OCTEON CPUs.
From: Ralf Baechle <>
Date: Wed, 29 Oct 2008 16:26:42 +0000
Cc:, Tomaso Paoletti <>, Paul Gortmaker <>
In-reply-to: <>
Original-recipient: rfc822;
References: <> <> <> <> <> <> <> <> <> <>
User-agent: Mutt/1.5.18 (2008-05-17)
On Wed, Oct 29, 2008 at 09:18:07AM -0700, David Daney wrote:

> Acked-by: David Daney <>
> This seems sane to me assuming that alchemy, sibyte, sandcraft, nxp, and  
> broadcom all have standard mips{32,64} watch registers (i.e., if the  
> watch bit in config1 is set the registers have mips semantics).

The watch bit is a standard feature of the MIPS R1/R2 architecture.  What
Sandcraft did was bascially an RM7000 clone with some extensions.  I'm
still trying to track somebody who could verify the correctness of that
code as I don't have Sandcraft docs ...


<Prev in Thread] Current Thread [Next in Thread>