[Top] [All Lists]

Re: [PATCH 02/36] Add Cavium OCTEON files to arch/mips/include/asm/mach-

To: Ralf Baechle <>
Subject: Re: [PATCH 02/36] Add Cavium OCTEON files to arch/mips/include/asm/mach-cavium-octeon
From: "Maciej W. Rozycki" <>
Date: Tue, 28 Oct 2008 17:24:22 +0000 (GMT)
Cc: David Daney <>,, Tomaso Paoletti <>, Paul Gortmaker <>
In-reply-to: <>
Original-recipient: rfc822;
References: <> <> <> <> <> <>
User-agent: Alpine 1.10 (LFD 962 2008-03-14)
On Tue, 28 Oct 2008, Ralf Baechle wrote:

> >  I have long had plans to lift this stupid assumption and if I finally 
> > lose my patience, I may even actually do it one day. ;)
> If we're talking about actual ISA cards - I don't think we should even try
> to remove the restriction.  Interrupt numbers are printed on PCBs and
> the sysadmin has to jumper the bloody board so for sanity and consistency
> we rather stick to 0..15 for these systems.

 I have thought of some sort of a simple translation layer.  Module 
parameters, etc. would stay the same for sanity's sake if nothing else.  
Unsure about /proc/interrupts, but if drivers printed the translation at 
initialisation, that shouldn't be that much of a problem.

 I recall x86 maintainers contemplating a switch to the use of interrupt 
vectors as received by the CPU rather that the current interrrupt lines 
(which are often artificial anyway).  That would make the whole thing on 
that platform consistent with MSIs which do not have a "line" at all (how 
do *we* handle MSIs, BTW?).

 I do not think ISA deserves to be treated in a special way these days 
anymore.  It's merely yet another kind of a bus which may be buried in a 
system somewhere down there behind a number of bridges.  There may be more 
than one too -- think about that USB-to-ISA bridge someone used to sell. 
;)  I bet there is someone making PCI-to-ISA option cards these days too.

 Thus I am more and more convinced for the ISA interrupts to get "freed".  
Just not enough yet to find some time to actually do it. ;)


<Prev in Thread] Current Thread [Next in Thread>