[Top] [All Lists]

Re: [PATCH] Add support for 4KS cpu.

To: "Kevin D. Kissell" <>
Subject: Re: [PATCH] Add support for 4KS cpu.
From: Franck <>
Date: Tue, 4 Oct 2005 17:18:26 +0200
Cc: "Maciej W. Rozycki" <>, Ralf Baechle <>,
Domainkey-signature: a=rsa-sha1; q=dns; c=nofws; s=beta;; h=received:message-id:date:from:reply-to:to:subject:cc:in-reply-to:mime-version:content-type:content-transfer-encoding:content-disposition:references; b=dYStpcyIUwIWUsQTElWd8e+TncQNQmdpKN9VuLdj/q9EfLiUmXiyjRt3x/0HPa3SiLVWsIdNpYKc2tog7EscYXfdE7byLy1WzVBGMzEcMDdf7WZzqQa2uWws2mMZQCC0WRl8sdqnBROiPrm1r/hX/qU5ZvzvdzEQ6nWn40ASlyY=
In-reply-to: <>
Original-recipient: rfc822;
References: <> <> <> <> <>
Reply-to: Franck <>
2005/10/4, Kevin D. Kissell <>:
> >  Well, the patch asked GCC to use the instruction set of the "4kec" CPU
> > for both (and also the "mips32r2" ISA, but that's overridden by the
> > former), so it must have been incorrect in the first place
> Which was sort-of why I replied.  In particular, the MIPS32R2 bitfield
> instructions will probably cause a reserved instruction fault on a 4KSc.

should I pass these options to GCC for 4KSc ?

cflags-$(CONFIG_CPU_4KSC)      += \
                       $(call set_gccflags,4kc,mips32r1,r4600,mips3,mips2) \
                       -msmartmips -Wa,--trap


<Prev in Thread] Current Thread [Next in Thread>