[Top] [All Lists]


Subject: R5000SC
From: Randall Craig <>
Date: Mon, 23 Oct 2000 21:35:30 -0700
I think from the faq that the R5000SC is not supported:
Not supported are R4000MC and R4400MC CPUs (that is multiprocessor
systems) as well as R5000 systems with a CPU controlled second level
cache. This means where the cache is controlled by the R5000 itself in
contrast to some external external cache controller. The difference is
important because, unlike other systems, especially PCs, on MIPS the
cache is architecturally visible and needs to be controlled by

The machine seems seems to have Secondary unified cache.  Could anyone
confirm that this machine is not supported.

Here is some more info, I do not have access to the machine.

     1 180 MHZ IP22 Processor
     FPU: MIPS R5000 Floating Point Coprocessor Revision: 1.0
     CPU: MIPS R5000 Processor Chip Revision: 2.1
     On-board serial ports: 2
     On-board bi-directional parallel port
     Data cache size: 32 Kbytes
     Instruction cache size: 32 Kbytes
     Secondary unified instruction/data cache size: 512 Kbytes on
     Processor 0

Randall H. Craig
SuSE Inc.,                 Tel:   +1-510-628-3380 (ext. 5004)
580 Second St., Suite 210  Fax:   +1-510-835-3381
Oakland CA 94607           Email:
USA                        WWW:

<Prev in Thread] Current Thread [Next in Thread>
  • R5000SC, Randall Craig <=