[Top] [All Lists]

Re: TLB entries > 4kb

To: Michael Lausch <>
Subject: Re: TLB entries > 4kb
From: "J.D. Bakker" <>
Date: Thu, 12 Feb 1998 23:05:11 +0100
In-reply-to: <>
References: Your message of "Thu, 12 Feb 1998 05:56:48 +0100." <>
>r> Has anybody ever looked into implementing that?  What architectures besides
>r> MIPS could take advantage of such a feature?
>The MPC860. We now have 8 MByte Page Table entries for the Kernel Address
>Space and the Dual Ported RAM used to communicate with the CPM.

...and the IBM PPC403GC/GCX. Variable page sizes between 1k and 16M (in
eight steps, variable per TLB IIRC). This MMU, "designed for embedded apps"
according to IBM, also handles the process ID per TLB that Ralf mentioned
on the MIPS.

JDB (hunting for round tuits for that PPC board design)

Jan-Derk Bakker
Official Usenet Net.scum; see

<Prev in Thread] Current Thread [Next in Thread>