On Wed, Feb 11, 1998 at 03:27:50PM -0500, Nat Friedman wrote:
> I was just reading through some Intel docs and noticed that the Pentium Pro
> introduced a Global flag for for page table and page directory entries. When
> this flag is set on an entry, and the PGE (Page Global Enable) flag is set
> in register CR4, the entry is not invalidated in the TLB on a task switch.
> My understanding of this is crude, so be gentle if I've misunderstood, but
> I don't think that this is implemented for Linux and was wondering if the
> benefits warranted implementing it.
> Miguel tells me that a similar tactic is implemented in the MIPS port - it
> might be nice for PPro to have it too.
No, we don't use that feature on MIPS. It could be used for the
pagetables for kernel virtual memory - but we currently don't use it,
mainly because it would make flushing the TLB more complex because would
have to examine every entry before we might flush it. Basically it would
be a tradeoff between the costs of an increased number page faults for
pagetable entries for kernel virtual memory and the increased costs for
a more complex TLB flush routine. I haven't done detailed profiling on
that but my stomach says that trying to avoid the added complexity by
using the global bit is actually making things faster. I suppose this
would be different on the PPro.
There is another strategy which the MIPS port is using to avoid the cost
of having to flush and possibly reload the TLB entries on MIPS. On MIPS
each TLB entry has an additional 6 bit (R2000, R3000 series) / 8 bit
(R4000 and up) field that contains something called process id / address
space identifier. That field basicaly allows to tag TLB entries such
that there is in most cases no need to flush the entire TLB on context
With respect to the global bit in TLB entries this means that we may
have multiple entries for the same kernel virtual address in the TLB,
just with a different PID / ASID tag.
(PID / ASID is the same thing; it's just a different naming for the 32 bit
and 64 bit implementations of the MIPS architecture)
A feature we do use on MIPS is the KSEG0. KSEG0 ("Kernel SEGment 0") is
an area in the virtual address space at 0x80000000 of 512mb size which is
1:1 mapped to physical addresses from 0 upwards. KSEG0 is probably best
compared with the transparent translation registers of the 68030 with the
big difference that it cannot be disabled and the only thing that can be
configured for KSEG0 is the caching mode the CPU uses to access the main
memory. KSEG0 is actually a nice win because the topic of TLB faults for
kernel memory is non-issue on MIPS.