To: | "Maciej W. Rozycki" <macro@ds2.pg.gda.pl> |
---|---|
Subject: | Re: [patch] MIPS64 R4k TLB refill CP0 hazards |
From: | Ralf Baechle <ralf@oss.sgi.com> |
Date: | Thu, 1 Aug 2002 19:18:04 +0200 |
Cc: | Carsten Langgaard <carstenl@mips.com>, linux-mips@fnet.fr, linux-mips@oss.sgi.com |
In-reply-to: | <Pine.GSO.3.96.1020801171104.8256E-100000@delta.ds2.pg.gda.pl>; from macro@ds2.pg.gda.pl on Thu, Aug 01, 2002 at 05:24:43PM +0200 |
References: | <20020731223158.A6394@dea.linux-mips.net> <Pine.GSO.3.96.1020801171104.8256E-100000@delta.ds2.pg.gda.pl> |
User-agent: | Mutt/1.2.5.1i |
On Thu, Aug 01, 2002 at 05:24:43PM +0200, Maciej W. Rozycki wrote: > After looking at the generated assembly I discovered the handlers don't > fit in 128 bytes. They didn't crash since I have modules disabled for > now, so the vmalloc path didn't get hit and the user path happened to fit, > but it was pure luck. The path got hit before I fixed a bug in gas though > -- that's the explanation of the false cache error exceptions I used to > observe. Ouch. It was a known problem but we simply ignored it for a while as that handler just overwrites the cache error handler which normally should be used extremly rarely, if at all. The problem is somewhat itching by now as we're supporting the SB1 core which in it's revision one may throw spurious cache errors, so the handler is actually used ... Ralf |
<Prev in Thread] | Current Thread | [Next in Thread> |
---|---|---|
|
Previous by Date: | Re: [update] [patch] linux: Cache coherency fixes, Maciej W. Rozycki |
---|---|
Next by Date: | Re: [update] [patch] linux: Cache coherency fixes, Ralf Baechle |
Previous by Thread: | Re: [patch] MIPS64 R4k TLB refill CP0 hazards, Maciej W. Rozycki |
Next by Thread: | Re: [patch] MIPS64 R4k TLB refill CP0 hazards, Ralf Baechle |
Indexes: | [Date] [Thread] [Top] [All Lists] |