Difference between revisions of "R5900"

From LinuxMIPS
Jump to: navigation, search
(SIMD)
(Revert last edit - neither is the R5900 TX79-based nor do the 128-bit _integer registers support any fp.)
Line 1: Line 1:
The R5900 is based on the [[TX79XX | TX79]] Toshiba Core and was developed by Toshiba, exclusively for use in the [[PS2|Playstation 2]] Emotion Engine (EE).  It is similar to the [[R5000]], but adds several SIMD (multimedia) instructions.
+
The R5900 core was developed by Toshiba, exclusively for use in the [[PS2|Playstation 2]] Emotion Engine (EE).  It is similar to the [[R5000]], but adds several SIMD (multimedia) instructions.
  
 
* It implements almost all [[Instruction_Set_Architecture#MIPS_III | MIPS3]] instructions, though it supports [[Instruction_Set_Architecture#MIPS_IV | MIPS4]]'s movn/movz.
 
* It implements almost all [[Instruction_Set_Architecture#MIPS_III | MIPS3]] instructions, though it supports [[Instruction_Set_Architecture#MIPS_IV | MIPS4]]'s movn/movz.
* 128-bit floating-point SIMD
+
* It has a lot of SIMD instructions which allow you to do 128 bits register manipulations (vector rotations, etc)
* Multimedia extended instructions: 107 instructions at 128 bit width
+
 
* It doesn't support load linked and store conditional instruction (ll/lld/sc/scd, MIPS2).
 
* It doesn't support load linked and store conditional instruction (ll/lld/sc/scd, MIPS2).
* COP0 hazard: mtc0, tlbr, tlbp, tlbwi, tlbwr must be followed by sync.p
 
* cache ops are original.
 
* single float FPU (IEEE754 not compatible)
 
* R4000 like MMU but 32bit mode only and scratch pad support.
 
* [[TLB]]: 48 double entries
 
  
 
== External links ==
 
== External links ==
  
 
* http://ps2dev.sourceforge.net/
 
* http://ps2dev.sourceforge.net/

Revision as of 12:08, 5 May 2005

The R5900 core was developed by Toshiba, exclusively for use in the Playstation 2 Emotion Engine (EE). It is similar to the R5000, but adds several SIMD (multimedia) instructions.

  • It implements almost all MIPS3 instructions, though it supports MIPS4's movn/movz.
  • It has a lot of SIMD instructions which allow you to do 128 bits register manipulations (vector rotations, etc)
  • It doesn't support load linked and store conditional instruction (ll/lld/sc/scd, MIPS2).

External links