Difference between revisions of "R4600"

From LinuxMIPS
Jump to: navigation, search
 
Line 1: Line 1:
 
== General ==
 
== General ==
 
The '''R4600''' started shipping in 1994 assthe first microprocessor developed by [[QED|Quantun Effect Devices, Inc.] and implements the [[ISA|MIPS III]] instruction set in a simple but effective 5-stage pipeline.  It's very similar to the [[R4000|R4000 and R4400]] processors but unlike these there is no integrated second level cache controller.
 
The '''R4600''' started shipping in 1994 assthe first microprocessor developed by [[QED|Quantun Effect Devices, Inc.] and implements the [[ISA|MIPS III]] instruction set in a simple but effective 5-stage pipeline.  It's very similar to the [[R4000|R4000 and R4400]] processors but unlike these there is no integrated second level cache controller.
 +
 +
== R4700 ==
 +
The R4700 represents kind of an R4600 second edition.  It's virtually identical but offers slightly faster floating point performance.  The only workstation vender to use the R4700 was Siemens-Nixdorf in a variant of the [[RM 200|RM 200 C]] workstation.  Linux supports the R4700 but this hasn't actually been tested since several years.
  
 
== SGI Indy specifics ==
 
== SGI Indy specifics ==

Revision as of 19:02, 4 November 2004

General

The R4600 started shipping in 1994 assthe first microprocessor developed by [[QED|Quantun Effect Devices, Inc.] and implements the MIPS III instruction set in a simple but effective 5-stage pipeline. It's very similar to the R4000 and R4400 processors but unlike these there is no integrated second level cache controller.

R4700

The R4700 represents kind of an R4600 second edition. It's virtually identical but offers slightly faster floating point performance. The only workstation vender to use the R4700 was Siemens-Nixdorf in a variant of the RM 200 C workstation. Linux supports the R4700 but this hasn't actually been tested since several years.

SGI Indy specifics

R4600 processor modules for the Silicon Graphics Indy were available in several versions:

  • 100MHz without second level cache controller
  • 100MHz with 512kB of second level cache controlled by an external controller
  • 133MHz with 512kB of second level cache controlled by an external controller

The external cache controller used is the same as for Indy R5000SC processor modules. It is not coherent therefore requires special software support which Linux implements in sc-ip22.c