Poseidon

From LinuxMIPS
Revision as of 14:43, 22 November 2004 by Alec v (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search

PR31500, Poseidon v1.0

PR31500 is a 40MHz R3000 3.3V static CMOS CPU with R3000A TLB and 4K Instrution / 1K Data cache. PR31500 also contains multi-channel DMA controller, ROM, Flash, RAM, DRAM, SDRAM, SRAM, and PCMCIA controller and Dual-UART, SPI and High-speed serial interface controllers.

PR31700, Poseidon v1.5