Difference between revisions of "P5600"

From LinuxMIPS
Jump to: navigation, search
(clean up a bit)
m (Categorise as MIPS32 Release 5)
 
Line 8: Line 8:
 
== External Links ==
 
== External Links ==
 
* [http://www.imgtec.com/mips/mips-series5-p5600.asp IMG P5600 home page]
 
* [http://www.imgtec.com/mips/mips-series5-p5600.asp IMG P5600 home page]
 +
 +
[[category:MIPS32 Release 5]]

Latest revision as of 23:02, 5 December 2013

The P5600 is an IMG/MIPS 'Warrior P-class' licensable IP core implementing the MIPS32 Release 5 architecture specification including EVA, XPA, MSA and VZ, announced on 14th October 2013.

The P5600 follows on from the proAptiv line of MIPS IP cores, and implements a 16-stage wide-issue out of order pipeline. It delivers 3.5 DMIPS/MHz and 5 CoreMark/MHz.

See Also

External Links