Difference between revisions of "NEC VR4100"
m (→V<sub>R</sub>4133: from NEC VR4133) |
(→V<sub>R</sub>4121: from data sheet) |
||
| Line 2: | Line 2: | ||
==V<sub>R</sub>4121== | ==V<sub>R</sub>4121== | ||
| + | The V<sub>R</sub>4121, which is a high-performance 64-/32-bit microprocessor employing the RISC (reduced instruction set computer) architecture developed by MIPS, is one of the RISC microprocessor V<sub>R</sub>-Series products manufactured by NEC. | ||
| + | |||
| + | The V<sub>R</sub>4121 consists of the ultra-low-power consumption V<sub>R</sub>4120™ CPU core with cache memory, high-speed product-sum operation unit, and address management unit. It also has interface units for the peripheral circuits, such as DMA, software modem interface, serial interface, keyboard interface, IrDA interface, touch panel interface, real-time clock, A/D converter, and D/A converter required for the battery-driven portable information equipment. The external bus width of this device can be selected between 32 bits and 16 bits and supports external devices that require the performance level of a color LCD controller. | ||
| + | |||
| + | This processor supports instruction set architecture (ISA) of [[MIPS I]], [[MIPS II]], [[MIPS III]], and [[MIPS16]]. It does not support LL, LLD, SC, SCD, and floating point instructions. | ||
| + | |||
| + | Note that this processor does not incorporate a secondary cache, multi-processor processing function, or floating point arithmetic function. | ||
| + | |||
==V<sub>R</sub>4122== | ==V<sub>R</sub>4122== | ||
==V<sub>R</sub>4131== | ==V<sub>R</sub>4131== | ||
Revision as of 04:56, 29 January 2006
The NEC VR4100 series of CPUs are based on the MIPS R4000 core.
Contents |
VR4121
The VR4121, which is a high-performance 64-/32-bit microprocessor employing the RISC (reduced instruction set computer) architecture developed by MIPS, is one of the RISC microprocessor VR-Series products manufactured by NEC.
The VR4121 consists of the ultra-low-power consumption VR4120™ CPU core with cache memory, high-speed product-sum operation unit, and address management unit. It also has interface units for the peripheral circuits, such as DMA, software modem interface, serial interface, keyboard interface, IrDA interface, touch panel interface, real-time clock, A/D converter, and D/A converter required for the battery-driven portable information equipment. The external bus width of this device can be selected between 32 bits and 16 bits and supports external devices that require the performance level of a color LCD controller.
This processor supports instruction set architecture (ISA) of MIPS I, MIPS II, MIPS III, and MIPS16. It does not support LL, LLD, SC, SCD, and floating point instructions.
Note that this processor does not incorporate a secondary cache, multi-processor processing function, or floating point arithmetic function.
VR4122
VR4131
VR4133
The NEC VR4133 is a 200 Mhz processor with 16 KB of Primary Instruction cache and 16 KB of Primary Data cache. It has 32 TLB entries. The primary data cache line size is 32 bytes and the primary instruction cache line size is 32 bytes. Currently, this processor is fully supported in Linux versions 2.4 and 2.6.
See Also
VR4181
VR4181A
The VR4181A (µPD30181A) is a 131 MHz 64-bit MIPS CPU that roughly implements the (MIPS III ISA, (without FPU, LL, and SC instructions) and MIPS16), plus interfaces for TFT/STN LCD display, dual CompactFlash, 3 UARTs, IrDA, I2C, 64 parallel I/O, RTC, watchdog timer, keyboard, USB, touch, audio I/O, and ISA-subset expansion bus.
Datasheets
Datasheets are available from NEC Electronics search page.
External links
- http://www.linuxdevices.com/products/PD2831532191.html More on the VR4181A
- http://www.necel.com/micro/english/product/vr/vr4100series/index.html Overview over the NEC VR4100 series
- http://www.eu.necel.com/docuweb/ NEC Document database
