Difference between revisions of "Loongson"
(→Loongson 2E) |
m (→Loongson 2E) |
||
| Line 9: | Line 9: | ||
'''Microarchitecture:''' | '''Microarchitecture:''' | ||
| + | |||
- 64 bit | - 64 bit | ||
| + | |||
- 9 pipeline stages | - 9 pipeline stages | ||
| + | |||
- 4-issue Out-Of-Order Executive | - 4-issue Out-Of-Order Executive | ||
| + | |||
- 2 ALU, 2 FALU, 1 SIMD, 1 Load/Store Units | - 2 ALU, 2 FALU, 1 SIMD, 1 Load/Store Units | ||
Revision as of 01:36, 14 August 2007
Contents |
This article is a stub. You can help by expanding it
Loongson 2E
Loongson 2E is the latest processor in Loongson 2 Family. Loongson 2E was designed by ICT (Institute of Computing Technology), a department of The Chinese Academy of Sciences, helped and manufactured by STMicroelectronics.
ST Generic Part Number: STLS2E02
Features
Microarchitecture:
- 64 bit
- 9 pipeline stages
- 4-issue Out-Of-Order Executive
- 2 ALU, 2 FALU, 1 SIMD, 1 Load/Store Units
ISA: MIPSIII
Cache: 64KB L1 date, 64KB L1 instruction, on-chip 512KB L2.
Clock Frequence: 600MHz - 800MHz.
TDP: 4 Watt at 700MHz
Integrated: DDR-333 memory controller.
High Lights
ST's Leading Edge 90nm process.
Some new instructions: Allow write to register directly without MFLO or MFHI.
Some new instructions: MADD.[S|D] MSUB.[S|D] NMADD.[S|D] NMSUB.[S|D].
Some new SIMD instructions: simmilar to MMX, using FPU for parallel fix-point arithmetic.
An Executive bit: help OS to protect from buffer-flow attack.
The following 2F is under manufacture(July,2007) which has a higher frequence, an on-chip DDR2 controller and advanced power control technology.
- http://www.loongson.cn/
- http://en.wikipedia.org/w/index.php?title=Godson
- My CPU is Loongson(Godson)!!! blog
- http://www.cyrius.com/journal/2007/03/08
- http://linuxdevices.com/news/NS5724036154.html
Devices based on this CPU
Processor documentation
Chinese version
English version
