Difference between revisions of "Loongson"
m (Add Category:Loongson) |
(Fix link to Loongson 2F User Guide in English) |
||
| Line 65: | Line 65: | ||
* [http://kd50.ustc.edu.cn/docs/loongson2f-userguide.pdf http://kd50.ustc.edu.cn/docs/loongson2f-userguide.pdf] | * [http://kd50.ustc.edu.cn/docs/loongson2f-userguide.pdf http://kd50.ustc.edu.cn/docs/loongson2f-userguide.pdf] | ||
English version | English version | ||
| − | * [http:// | + | * [http://dev.lemote.com/files/resource/documents/Loongson/ls2f/Loongson2FUserGuide.pdf http://dev.lemote.com/files/resource/documents/Loongson/ls2f/Loongson2FUserGuide.pdf] |
== Contributing == | == Contributing == | ||
Revision as of 17:34, 31 December 2009
Contents |
This article is a stub. You can help by expanding it
Loongson 2E
Loongson 2E was designed by ICT (Institute of Computing Technology), a department of The Chinese Academy of Sciences, helped and manufactured by STMicroelectronics.
ST Generic Part Number: STLS2E02
Features
Microarchitecture:
- 64 bit
- 9 pipeline stages
- 4-issue Out-Of-Order Executive
- 2 ALU, 2 FALU, 1 SIMD, 1 Load/Store Units
ISA: MIPSIII
Cache: 64KB L1 date, 64KB L1 instruction, on-chip 512KB L2.
Clock Frequence: 600MHz - 800MHz.
TDP: 4 Watt at 700MHz
Integrated: DDR-333 memory controller.
Highlights
ST's Leading Edge 90nm process.
Some new instructions: Allow write to register directly without MFLO or MFHI.
Some new instructions: MADD.[S|D] MSUB.[S|D] NMADD.[S|D] NMSUB.[S|D].
Some new SIMD instructions: simmilar to MMX, using FPU for parallel fix-point arithmetic.
An Execution bit: help OS to protect from buffer-flow attack.
Devices based on this CPU
Processor documentation
Chinese version
English version
Loongson 2F
Loongson 2F is the latest processor in Loongson 2 Family. Also manufactured by STMicroelectronics.
It is identical to the Loongson 2E with several improvments:
- Higher Clock Frequence: 1.2GHz maximum
- Advanced power control technology: less than 6 Watt under 1GHz in the same 90nm
- Intergrated DDR2 controller
- Intergrated northbridge providing faster IO (compared with former PCI bus) with PCI-X 66 bus
- Smaller Packaging.
Devices based on this CPU
Processor documentation
Chinese version
English version
