Difference between revisions of "LR33020"
From LinuxMIPS
m (Consistent formatting) |
|||
| Line 1: | Line 1: | ||
== LR33020 == | == LR33020 == | ||
| − | LR33020 GraphX is a processor designed for X-Terminal systems by LSI Logic. It has a [[R3000]] CPU core, integrated caches, write buffers, memory controllers and dedicated 2D graphics hardware. Other hardware built in is a bitblt coprocessor, DMA channels, 64-bit data path, video FIFO, PS/2 ports, support for ethernet. It supports mono, 2-bit and 4-bit grayscale and 8-, 16- and 32-bit color. | + | LR33020 GraphX (LR33K) is a processor designed for X-Terminal systems by LSI Logic. It has a [[R3000]] CPU core, integrated caches, write buffers, memory controllers and dedicated 2D graphics hardware as COP2. Other hardware built in is a bitblt coprocessor, DMA channels, 64-bit data path, video FIFO, PS/2 ports, support for ethernet. It supports mono, 2-bit and 4-bit grayscale and 8-, 16- and 32-bit color. |
The processor has probably no MMU or FPU. | The processor has probably no MMU or FPU. | ||
| + | |||
| + | The original LSI's [[PMON]] firmware contains some support for this CPU. | ||
== Links == | == Links == | ||
* http://203.162.7.79/ieee/pdf/disk_38/392/4763/358_363_The%20LR33020%20GraphX%20proces.pdf | * http://203.162.7.79/ieee/pdf/disk_38/392/4763/358_363_The%20LR33020%20GraphX%20proces.pdf | ||
* http://203.162.7.79/ieee/pdf/disk_57/442/6840/205_208_The%20architecture%20of%20the%20L.pdf | * http://203.162.7.79/ieee/pdf/disk_57/442/6840/205_208_The%20architecture%20of%20the%20L.pdf | ||
| + | * [http://tekxp-linux.hopto.org/pmwiki/pmwiki.php/Hardware/Hardware Tektronix TekXpess X terminals] | ||
Revision as of 18:06, 12 June 2005
LR33020
LR33020 GraphX (LR33K) is a processor designed for X-Terminal systems by LSI Logic. It has a R3000 CPU core, integrated caches, write buffers, memory controllers and dedicated 2D graphics hardware as COP2. Other hardware built in is a bitblt coprocessor, DMA channels, 64-bit data path, video FIFO, PS/2 ports, support for ethernet. It supports mono, 2-bit and 4-bit grayscale and 8-, 16- and 32-bit color.
The processor has probably no MMU or FPU.
The original LSI's PMON firmware contains some support for this CPU.
