Difference between revisions of "Cavium SOC"
From LinuxMIPS
(upd) |
(link to Brecis) |
||
| Line 1: | Line 1: | ||
{{stub}} | {{stub}} | ||
| − | + | == Octeon == | |
== NITROX SoHo == | == NITROX SoHo == | ||
| − | Cavium Networks acquired Brecis Communications' MIPS-Basedâ„¢ Secure Communication Processor product line at Q4 2004. Through the acquisition, Cavium received Brecis' MSP2000, MSP2010 and MSP2100 processors. Cavium Networks sells these products under its [http://www.cavium.com/processor_security_NitroxSoho.htm NITROX SoHo] brand as the CN200, CN201 and CN210 respectively. These processors include: | + | Cavium Networks acquired [[Brecis SOC|Brecis Communications]]' MIPS-Basedâ„¢ Secure Communication Processor product line at Q4 2004. Through the acquisition, Cavium received Brecis' MSP2000, MSP2010 and MSP2100 processors. Cavium Networks sells these products under its [http://www.cavium.com/processor_security_NitroxSoho.htm NITROX SoHo] brand as the CN200, CN201 and CN210 respectively. These processors include: |
| − | * MIPS [[4K]]m | + | * MIPS [[4K]]m processor core (w/o MMU) |
* 16 kbytes of I-cache, 16 kbytes of D-cache, 16 kbytes of scratchpad memory | * 16 kbytes of I-cache, 16 kbytes of D-cache, 16 kbytes of scratchpad memory | ||
* 32-bit SDRAM interface | * 32-bit SDRAM interface | ||
| Line 14: | Line 14: | ||
Currently linux-mips.org does not support any RMI SOC. | Currently linux-mips.org does not support any RMI SOC. | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
== External links == | == External links == | ||
Revision as of 09:17, 11 June 2006
Contents |
This article is a stub. You can help by expanding it
Octeon
NITROX SoHo
Cavium Networks acquired Brecis Communications' MIPS-Basedâ„¢ Secure Communication Processor product line at Q4 2004. Through the acquisition, Cavium received Brecis' MSP2000, MSP2010 and MSP2100 processors. Cavium Networks sells these products under its NITROX SoHo brand as the CN200, CN201 and CN210 respectively. These processors include:
- MIPS 4Km processor core (w/o MMU)
- 16 kbytes of I-cache, 16 kbytes of D-cache, 16 kbytes of scratchpad memory
- 32-bit SDRAM interface
- one to three fast Ethernet interfaces
- PCI interface
- UARTs
- GPIOs
- VPN engine
Currently linux-mips.org does not support any RMI SOC.
