Difference between revisions of "Cavium SOC"

From LinuxMIPS
Jump to: navigation, search
m (GlobalSun product)
(External links)
(9 intermediate revisions by 4 users not shown)
Line 1: Line 1:
 
{{stub}}
 
{{stub}}
 +
== Octeon ==
  
Cavium Networks acquired Brecis Communications' MIPS-Basedâ„¢ Secure Communication Processor product line at Q4 2004. Through the acquisition, Cavium received Brecis' MSP2000, MSP2010 and MSP2100 processors. Cavium Networks sells these products under its [http://www.cavium.com/processor_security_NitroxSoho.htm NITROX Soho] brand as the CN200, CN201 and CN210 respectively. These processors include:
+
From http://www.cavium.com/OCTEON_MIPS64.html (edited for clarity): "The Cavium Networks OCTEON family of Multi-core MIPS64 Processors is [wonderful]. These software-compatible processors, with one to sixteen cnMIPS cores on a single chip, integrate ... networking I/Os ... and application hardware acceleration [so they're great for] intelligent networks."
* MIPS [[4K]]m or [[4K]]c processor core
+
 
 +
[[MontaVista Software]], on this page http://www.mvista.com/products/boards.html, list the Cavium Networks OCTEON with availability "Contact MontaVista" for their MontaVista Linux Professional Edition product.
 +
 
 +
linux-mips.org added support for the OCTEON SOC family in 2.6.29-rc2.
 +
 
 +
== NITROX SoHo ==
 +
Cavium Networks acquired [[Brecis SOC|Brecis Communications]]' MIPS-Based Secure Communication Processor product line at Q4 2004. Through the acquisition, Cavium received Brecis' MSP2000, MSP2010 and MSP2100 processors. Cavium Networks sells these products under its [http://www.cavium.com/processor_security_NitroxSoho.htm NITROX SoHo] brand as the CN200, CN201 and CN210 respectively. These processors include:
 +
* MIPS [[4K]]m processor core (w/o MMU)
 
* 16 kbytes of I-cache, 16 kbytes of D-cache, 16 kbytes of scratchpad memory
 
* 16 kbytes of I-cache, 16 kbytes of D-cache, 16 kbytes of scratchpad memory
 
* 32-bit SDRAM interface
 
* 32-bit SDRAM interface
Line 11: Line 19:
 
* VPN engine
 
* VPN engine
  
Currently linux-mips.org does not support any RMI SOC.
+
== Distributions ==
  
== Products are based on Cavium/Brecis ==
+
* Cavium ships a Debian root filesystem in its SDK
* D-Link DWL-2000AP+ H/W Ver:A2 (GlobalSun GL2454AP) - Brecis MSP2006; TI 1130 WiFi Mini-PCI card
+
* OpenWrt supports Cavium Octeon
* Hawking HNAS1 Net-Stor Network Storage Center
+
  
 
== External links ==
 
== External links ==
 
* http://www.cavium.com/
 
* http://www.cavium.com/
  
[[Category:SOC]]
+
[[Category:SOC]] [[category:U-Boot]]

Revision as of 13:44, 16 August 2012

This article is a stub. You can help by expanding it

Octeon

From http://www.cavium.com/OCTEON_MIPS64.html (edited for clarity): "The Cavium Networks OCTEON family of Multi-core MIPS64 Processors is [wonderful]. These software-compatible processors, with one to sixteen cnMIPS cores on a single chip, integrate ... networking I/Os ... and application hardware acceleration [so they're great for] intelligent networks."

MontaVista Software, on this page http://www.mvista.com/products/boards.html, list the Cavium Networks OCTEON with availability "Contact MontaVista" for their MontaVista Linux Professional Edition product.

linux-mips.org added support for the OCTEON SOC family in 2.6.29-rc2.

NITROX SoHo

Cavium Networks acquired Brecis Communications' MIPS-Based Secure Communication Processor product line at Q4 2004. Through the acquisition, Cavium received Brecis' MSP2000, MSP2010 and MSP2100 processors. Cavium Networks sells these products under its NITROX SoHo brand as the CN200, CN201 and CN210 respectively. These processors include:

  • MIPS 4Km processor core (w/o MMU)
  • 16 kbytes of I-cache, 16 kbytes of D-cache, 16 kbytes of scratchpad memory
  • 32-bit SDRAM interface
  • one to three fast Ethernet interfaces
  • PCI interface
  • UARTs
  • GPIOs
  • VPN engine

Distributions

  • Cavium ships a Debian root filesystem in its SDK
  • OpenWrt supports Cavium Octeon

External links