linux-mips
[Top] [All Lists]

Re: [PATCH] remap_file_pages needs to check for cache coherency

To: Matthew Wilcox <willy@linux.intel.com>
Subject: Re: [PATCH] remap_file_pages needs to check for cache coherency
From: John David Anglin <dave.anglin@bell.net>
Date: Fri, 27 Dec 2013 14:47:32 -0500
Cc: linux-mm@kvack.org, "David S. Miller" <davem@davemloft.net>, sparclinux@vger.kernel.org, linux-parisc@vger.kernel.org, linux-mips@linux-mips.org
In-reply-to: <20131227193330.GE4945@linux.intel.com>
List-archive: <http://www.linux-mips.org/archives/linux-mips/>
List-help: <mailto:ecartis@linux-mips.org?Subject=help>
List-id: linux-mips <linux-mips.eddie.linux-mips.org>
List-owner: <mailto:ralf@linux-mips.org>
List-post: <mailto:linux-mips@linux-mips.org>
List-software: Ecartis version 1.0.0
List-subscribe: <mailto:ecartis@linux-mips.org?subject=subscribe%20linux-mips>
List-unsubscribe: <mailto:ecartis@linux-mips.org?subject=unsubscribe%20linux-mips>
Original-recipient: rfc822;linux-mips@linux-mips.org
References: <20131227180018.GC4945@linux.intel.com> <BLU0-SMTP17D26551261DF285A7E6F497CD0@phx.gbl> <20131227193330.GE4945@linux.intel.com>
Sender: linux-mips-bounce@linux-mips.org
On 27-Dec-13, at 2:33 PM, Matthew Wilcox wrote:

Have you considered measuring SHMLBA on different CPU models and
reducing it at boot time? I know that 4MB is the architectural guarantee (actually, I seem to remember that 16MB was the architectural guarantee,
but jsm found some CPU architects who said it would enver exceed 4MB).
I bet some CPUs have considerably lower cache coherency limits.


It's worth looking at. The value is supposed to be returned by the PDC_CACHE PDC call but I know my rp3440 returns a value of 0 indicating that the aliasing boundary
is unknown and may be greater than 16MB.

Dave
--
John David Anglin       dave.anglin@bell.net




<Prev in Thread] Current Thread [Next in Thread>