linux-mips
[Top] [All Lists]

Re: [PATCH RESEND] MIPS: loongson: fix random early boot hang

To: Aaro Koskinen <aaro.koskinen@iki.fi>
Subject: Re: [PATCH RESEND] MIPS: loongson: fix random early boot hang
From: Ralf Baechle <ralf@linux-mips.org>
Date: Thu, 13 Jun 2013 23:01:50 +0200
Cc: linux-mips@linux-mips.org, stable@vger.kernel.org
In-reply-to: <1371155364-725-1-git-send-email-aaro.koskinen@iki.fi>
List-archive: <http://www.linux-mips.org/archives/linux-mips/>
List-help: <mailto:ecartis@linux-mips.org?Subject=help>
List-id: linux-mips <linux-mips.eddie.linux-mips.org>
List-owner: <mailto:ralf@linux-mips.org>
List-post: <mailto:linux-mips@linux-mips.org>
List-software: Ecartis version 1.0.0
List-subscribe: <mailto:ecartis@linux-mips.org?subject=subscribe%20linux-mips>
List-unsubscribe: <mailto:ecartis@linux-mips.org?subject=unsubscribe%20linux-mips>
Original-recipient: rfc822;linux-mips@linux-mips.org
References: <1371155364-725-1-git-send-email-aaro.koskinen@iki.fi>
Sender: linux-mips-bounce@linux-mips.org
User-agent: Mutt/1.5.21 (2010-09-15)
On Thu, Jun 13, 2013 at 11:29:24PM +0300, Aaro Koskinen wrote:

> Some Loongson boards (e.g. Lemote FuLoong mini-PC) use ISA/southbridge
> device (CS5536 general purpose timer) for the timer interrupt. It starts
> running early and is already enabled during the PCI configuration,
> during which there is a small window in pci_read_base() when the register
> access is temporarily disabled. If the timer interrupts at this point,
> the system will hang. Fix this by adding a fixup that keeps the register
> access always enabled.

Sorry, I had already applied your patch but then accidentally dropped it
from my patch queue.  Will send it upstream for 3.10.

Thanks!

  Ralf

<Prev in Thread] Current Thread [Next in Thread>