linux-mips
[Top] [All Lists]

Re: [PATCH 0/3] MIPS: BCM63XX: add SMP support

To: Jonas Gorski <jogo@openwrt.org>
Subject: Re: [PATCH 0/3] MIPS: BCM63XX: add SMP support
From: Florian Fainelli <florian@openwrt.org>
Date: Mon, 3 Jun 2013 22:13:02 +0100
Cc: linux-mips@linux-mips.org, Ralf Baechle <ralf@linux-mips.org>, John Crispin <blogic@openwrt.org>, Maxime Bizon <mbizon@freebox.fr>, Kevin Cernekee <cernekee@gmail.com>
Dkim-signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=sender:from:organization:to:subject:date:user-agent:cc:references :in-reply-to:mime-version:content-type:content-transfer-encoding :message-id; bh=FSWBnsgfQMuNm7XWJPdBDKgjF4vlq7ZfxoqdjToRNng=; b=xdE8MOi2eicfKxny/QnJ0I3FBqySdyTVgvWDjAWey3M2ufb8l9RM1zjLljo1bDko5G q3OupztMXvHuFniomIPF5hqqj2SdlBh1Na3DPqhrkmranZqG7HIfZQaUV4qNnJXAGAGr /jwye1mOwblePq5IUoAeqvefD1KhJyymHiaWr+7wlgauv1NDIKnSbkXtv9BYWGdi/YFu h+dzLZmk9Cyyt4QZ1kFTjpVNCZZH6908TUZcfMkKztEVYhWcaezhzqqsibuE52tQCTNI lvvDyfgy+sH3UHVB89vU4TPKHjrolsuAlN8pQVPnVVhYBkDHZFRIBjoUw2olDwA83tFv MqQA==
In-reply-to: <1370273975-12373-1-git-send-email-jogo@openwrt.org>
List-archive: <http://www.linux-mips.org/archives/linux-mips/>
List-help: <mailto:ecartis@linux-mips.org?Subject=help>
List-id: linux-mips <linux-mips.eddie.linux-mips.org>
List-owner: <mailto:ralf@linux-mips.org>
List-post: <mailto:linux-mips@linux-mips.org>
List-software: Ecartis version 1.0.0
List-subscribe: <mailto:ecartis@linux-mips.org?subject=subscribe%20linux-mips>
List-unsubscribe: <mailto:ecartis@linux-mips.org?subject=unsubscribe%20linux-mips>
Organization: OpenWrt
Original-recipient: rfc822;linux-mips@linux-mips.org
References: <1370273975-12373-1-git-send-email-jogo@openwrt.org>
Sender: linux-mips-bounce@linux-mips.org
User-agent: KMail/1.13.7 (Linux/3.8-2-amd64; KDE/4.8.4; x86_64; ; )
Le lundi 03 juin 2013 16:39:32, Jonas Gorski a écrit :
> Most newer BCM63XX SoCs after BCM6358 use a BMIPS4350 CPU with SMP
> support. This patchset allows BCM6368 and BCM6362 to boot a SMP kernel
> (both tested, as well as (not yet upstreamed) BCM63268).
> 
> BCM6328 is skipped because the only SMP versions will be rejected by
> current code (they are BCM6329, which is treated as a totally
> unsupported chip).
> 
> BCM6358 is intentionally skipped because it shares a single TLB for
> both cores/threads, which requires implementing locking for TLB accesses,
> and ain't nobody got time for that.
> 
> The internal interrupt controller supports routing IRQs to both CPUs,
> and support will be added in a later patchset. For now all hardware
> interrupts will go to CPU0.
> 
> Totally unscientific OpenSSL benchmarking shows a nice ~90% speed
> increase when enabling the second core.
> 
> No idea about the FIXME in 1/3, never had a problem with it so I left it
> in place as to have it documented.

I successfully tested these on BCM6361 (6362-like) on top of the current mips-
for-linux-next, feel free to add my:

Tested-by: Florian Fainelli <florian@openwrt.org>

Thanks Jonas!
-- 
Florian

<Prev in Thread] Current Thread [Next in Thread>