| To: | David Daney <ddaney.cavm@gmail.com>, "Maciej W. Rozycki" <macro@linux-mips.org> |
|---|---|
| Subject: | RE: [PATCH v4] MIPS: Make CP0 config registers readable via sysfs. |
| From: | "Hill, Steven" <sjhill@mips.com> |
| Date: | Fri, 4 Jan 2013 18:38:32 +0000 |
| Accept-language: | en-US |
| Cc: | "linux-mips@linux-mips.org" <linux-mips@linux-mips.org>, "ralf@linux-mips.org" <ralf@linux-mips.org> |
| In-reply-to: | <50CA6712.1060809@gmail.com> |
| List-archive: | <http://www.linux-mips.org/archives/linux-mips/> |
| List-help: | <mailto:ecartis@linux-mips.org?Subject=help> |
| List-id: | linux-mips <linux-mips.eddie.linux-mips.org> |
| List-owner: | <mailto:ralf@linux-mips.org> |
| List-post: | <mailto:linux-mips@linux-mips.org> |
| List-software: | Ecartis version 1.0.0 |
| List-subscribe: | <mailto:ecartis@linux-mips.org?subject=subscribe%20linux-mips> |
| List-unsubscribe: | <mailto:ecartis@linux-mips.org?subject=unsubscribe%20linux-mips> |
| References: | <1355436915-24381-1-git-send-email-sjhill@mips.com> <alpine.LFD.2.02.1212132325180.5950@eddie.linux-mips.org>,<50CA6712.1060809@gmail.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| Thread-index: | AQHN2X9pyfb9ZaeD/km09iPLMrJAg5gX5feAgAADMQCAIbbgOA== |
| Thread-topic: | [PATCH v4] MIPS: Make CP0 config registers readable via sysfs. |
> You're exporting privileged context outside the kernel -- have all the > security implications been considered? > Maciej, I have gone through the config registers bit-by-bit and I do not see where there are any security implications. There are maybe 7 bits total in config registers 0 through 5 that are R/W and this patch, of course, is providing RO access. A motivated person could download the PRA documents from our website even without this patch to discover what was implemented in the system. I could certainly see security implications if we were exporting the STATUS, CAUSE, and other critical registers. Unless you can provide a counterexample, this patch does not compromise the system in anyway. -Steve |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | RE: [PATCH v3] MIPS: Optimise TLB handlers for MIPS32/64 R2 cores., Hill, Steven |
|---|---|
| Next by Date: | Re: [PATCH v4] MIPS: Make CP0 config registers readable via sysfs., David Daney |
| Previous by Thread: | [PATCH] mips: bcm47xx: select GPIOLIB for BCMA on bcm47xx platform, Arend van Spriel |
| Next by Thread: | Re: [PATCH v4] MIPS: Make CP0 config registers readable via sysfs., David Daney |
| Indexes: | [Date] [Thread] [Top] [All Lists] |