| To: | jerin jacob <jerinjacobk@gmail.com> |
|---|---|
| Subject: | Re: [PATCH] MIPS:CMP Fix physical core number calculation logic |
| From: | Ralf Baechle <ralf@linux-mips.org> |
| Date: | Thu, 18 Oct 2012 11:45:33 +0200 |
| Cc: | linux-mips@linux-mips.org |
| In-reply-to: | <1349974131-5856-1-git-send-email-jerinjacobk@gmail.com> |
| List-archive: | <http://www.linux-mips.org/archives/linux-mips/> |
| List-help: | <mailto:ecartis@linux-mips.org?Subject=help> |
| List-id: | linux-mips <linux-mips.eddie.linux-mips.org> |
| List-owner: | <mailto:ralf@linux-mips.org> |
| List-post: | <mailto:linux-mips@linux-mips.org> |
| List-software: | Ecartis version 1.0.0 |
| List-subscribe: | <mailto:ecartis@linux-mips.org?subject=subscribe%20linux-mips> |
| List-unsubscribe: | <mailto:ecartis@linux-mips.org?subject=unsubscribe%20linux-mips> |
| References: | <1349974131-5856-1-git-send-email-jerinjacobk@gmail.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mutt/1.5.21 (2010-09-15) |
On Thu, Oct 11, 2012 at 10:18:51PM +0530, jerin jacob wrote: > CPUNum Field in EBase register is 10bit wide, so after 1 bit right shift, mask > value should be 0x1ff Fortunately nobody has a CMP with more than 256 cores yet :-) Applied. Thanks, Ralf |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | [PATCH] MIPS: Remove redundant TLB invalidate from pmdp_splitting_flush()., David Daney |
|---|---|
| Next by Date: | Re: [PATCH] MIPS: Remove redundant TLB invalidate from pmdp_splitting_flush()., Ralf Baechle |
| Previous by Thread: | [PATCH] MIPS:CMP Fix physical core number calculation logic, jerin jacob |
| Next by Thread: | Re: panic in hrtimer_run_queues, Noor |
| Indexes: | [Date] [Thread] [Top] [All Lists] |