linux-mips
[Top] [All Lists]

Re: SMVP Support on MIPS34KC (linux-2.6.35)

To: "Steven J. Hill" <sjhill@realitydiluted.com>
Subject: Re: SMVP Support on MIPS34KC (linux-2.6.35)
From: Jeffin <jeffinmammen@gmail.com>
Date: Mon, 30 Jul 2012 20:58:23 +0530
Cc: JoeJ <tttechmail@gmail.com>, linux-mips@linux-mips.org
Dkim-signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=mime-version:in-reply-to:references:from:date:message-id:subject:to :cc:content-type; bh=GbUDvh5aLbwIDZ0bhuOyK8WXMUuX+NyjrTTgAYgyXFw=; b=ZCqhF3UA4RQ3CsDRccrgZuc1DihldYWSrPEG84lxxfUe0i4i1ER6HPiGVcMIhJmWes 5pnxidXZ1+5YN+Ex1GvQ82O72jNWk8FZWS8yMa+jzTM4sr3jMZ8NgOLiieQ7im5phc49 MNpccU0RCynw8Qzs1kTw+yH0fY+4O14ky20AtIJPICQgbN5hyS2V22c2nzoXinhW2yJi qvT6zcY6/yxNLHEOM4bCqYEGhAAvCDnS4aTrLBnC0QA5YjPwHu2jMnuqlH4kXbvE/j7C EgDkk4oWWG/6dc5dIJuVAuxBOIEDRThf4hhmzVsbnlk1GsppISPY6yW82tpmE8Kj7h/P G2Gg==
In-reply-to: <50169FA7.8010603@realitydiluted.com>
List-archive: <http://www.linux-mips.org/archives/linux-mips/>
List-help: <mailto:ecartis@linux-mips.org?Subject=help>
List-id: linux-mips <linux-mips.eddie.linux-mips.org>
List-owner: <mailto:ralf@linux-mips.org>
List-post: <mailto:linux-mips@linux-mips.org>
List-software: Ecartis version 1.0.0
List-subscribe: <mailto:ecartis@linux-mips.org?subject=subscribe%20linux-mips>
List-unsubscribe: <mailto:ecartis@linux-mips.org?subject=unsubscribe%20linux-mips>
References: <34219711.post@talk.nabble.com> <5012CDA4.5000008@realitydiluted.com> <34230427.post@talk.nabble.com> <50169FA7.8010603@realitydiluted.com>
Sender: linux-mips-bounce@linux-mips.org
Hi Steve,

    CONFIG_CSRC_R4K is defined . However,  I have not enabled CONFIG_CSRC_GIC and gic_present is initialized to 'zero' . I am a bit confused about CONFIG_SRC_GIC macros. I am not sure if GIC is an external timer outside the mips 34Kc core (specific to malta reference board)? In that case, we might have to replace to GIC source code with our own General purpose timer code. Can you please confirm if i am missing something here? It will be verfy helpful if you can explain a bit about the significance of CSRC_R4K & CSRC_GIC macros definitions in SMVP model.

 We have been stuck with this issue for quiet sometime and looking for ways to resolve this at the best possible way. Your suggestions are really helpful in this regard. 

Regards,
Jeffin



On Mon, Jul 30, 2012 at 8:22 PM, Steven J. Hill <sjhill@realitydiluted.com> wrote:
-----BEGIN PGP SIGNED MESSAGE-----
Hash: SHA1

On 07/30/2012 08:20 AM, JoeJ wrote:
>
> Synchronize counters across 2 CPUs: done. NET: Registered protocol family
> 16 bio: create slab <bio-0> at 0 Switching to clocksource MIPS
>
>
> As mentioned in my previous post, even with 3.4.2 kernel, the control
> loops in stop_machine_cpu_stop function. Do you suspect anything here? btw,
> if we set "clocksource=jiffies" in the bootargs, the system boot goes fine.
> The issue is observed only during switching from default clocksource to
> MIPS clocksource. Also, the boot works fine with 'nosmp=1' option & MIPS
> clocksource.
>
Make user that you select both CONFIG_CSRC_R4K ad CONFIG_CSRC_GIC for your
clock sources. The GIC counter will be used from synchronization across the
CPUs. Secondly, the hang is not actually a hard hang. Wait 50 seconds and I
bet you will see the boot complete.

- -Steve
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.11 (GNU/Linux)
Comment: Using GnuPG with Mozilla - http://enigmail.mozdev.org/

iEYEARECAAYFAlAWn6cACgkQgyK5H2Ic36f47wCbBM7J8Bl0iEyELwxx2sYHBRxZ
SukAniQlkEwYyNdolwPhi1vOJgxNrba+
=NW6E
-----END PGP SIGNATURE-----

<Prev in Thread] Current Thread [Next in Thread>