linux-mips
[Top] [All Lists]

Re: [loongson-dev] Re: [PATCH] MIPS: Add emulation for fpureg-mem unalig

To: Jonas Gorski <jonas.gorski@gmail.com>, linux-mips@linux-mips.org
Subject: Re: [loongson-dev] Re: [PATCH] MIPS: Add emulation for fpureg-mem unaligned access
From: Lluís Batlle i Rossell <viric@viric.name>
Date: Sat, 16 Jun 2012 14:40:01 +0200
In-reply-to: <20120616121513.GP2039@vicerveza.homeunix.net>
List-archive: <http://www.linux-mips.org/archives/linux-mips/>
List-help: <mailto:ecartis@linux-mips.org?Subject=help>
List-id: linux-mips <linux-mips.eddie.linux-mips.org>
List-owner: <mailto:ralf@linux-mips.org>
List-post: <mailto:linux-mips@linux-mips.org>
List-software: Ecartis version 1.0.0
List-subscribe: <mailto:ecartis@linux-mips.org?subject=subscribe%20linux-mips>
List-unsubscribe: <mailto:ecartis@linux-mips.org?subject=unsubscribe%20linux-mips>
References: <20120615234641.6938B58FE7C@mail.viric.name> <CAOiHx==JS9KfPWxx+pyRNwvq-pWdhbZk+Q-qvRPsVGh90Xso9Q@mail.gmail.com> <20120616121513.GP2039@vicerveza.homeunix.net>
Sender: linux-mips-bounce@linux-mips.org
User-agent: Mutt/1.5.20 (2009-06-14)
Hello,

On Sat, Jun 16, 2012 at 02:15:13PM +0200, Lluís Batlle i Rossell wrote:
> On Sat, Jun 16, 2012 at 01:21:27PM +0200, Jonas Gorski wrote:
> > On 16 June 2012 00:22, Lluis Batlle i Rossell <viric@viric.name> wrote:
> > > Reusing most of the code from lw,ld,sw,sd emulation,
> > > I add the emulation for lwc1,ldc1,swc1,sdc1.
> > 
> > What about lwxc1, ldxc1, swxc1 and sdxc1? These also require alignment.
> 
> Looking at gcc code, I could not find those instructions emmitted. I could 
> write
> some assembly tests cases though.

I just undesrtood the Loongson2f only does MIPS III, and the *xc1
instructions are for MIPS IV, which I don't have, so I can't test.

I started to write the handling of cop1x_op, then a switch() of the coprocessor
operation, then I had to introduce a new instruction format not available in
inst.h, ... too much new lines I won't be able to test.

I'll repost only with the attention on MIPS II ldc1/sdc1. Btw, mips-iv.pdf says
in the LDC1 page that it's MIPS II, but Table B-5 mentions it as MIPS III. I
imagine the table is wrong, because it appears in Table B-25 too.

Regards,
Lluís.

<Prev in Thread] Current Thread [Next in Thread>