linux-mips
[Top] [All Lists]

Re: [PATCH 05/14] MIPS: Loongson 3: Add HT-linked PCI support.

To: Huacai Chen <chenhuacai@gmail.com>
Subject: Re: [PATCH 05/14] MIPS: Loongson 3: Add HT-linked PCI support.
From: LIU Qi <liuqi82@gmail.com>
Date: Fri, 15 Jun 2012 22:34:02 +0800
Cc: Ralf Baechle <ralf@linux-mips.org>, linux-mips@linux-mips.org, Fuxin Zhang <zhangfx@lemote.com>, Zhangjin Wu <wuzhangjin@gmail.com>, Huacai Chen <chenhc@lemote.com>, Hongliang Tao <taohl@lemote.com>, Hua Yan <yanh@lemote.com>
Dkim-signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=date:from:to:cc:subject:message-id:reply-to:references:mime-version :content-type:content-disposition:content-transfer-encoding :in-reply-to:user-agent; bh=sd/6jpH0uDG4Br5cl4Q1HoTVVMJJ6M5ifdE2hbP6e0E=; b=NwlFwwT7/jb+6QAi6TezlV8Cn2mVmEJY+lgyOzw3+dnfB2yow1mvMuwTn8wXYfSlzn yfLpagexYMunGK1YAKIS1ECE/B5mzPc6U/FriWzLzYIlTXK/pOOVbvgN8FmdEHiZk123 IfbustG1p2PyVqObtJX8r3gj46Edd4iF7MgabjZXuiOR2P59VT2zO/q0KQ6qMfQkoHJW wg8GYHy9+45dViFnwWT+LZgEg71M9VJvWfVE40GvAsn9xyP0wRqjcUOU6B1z4rByej3B EtmtBT/5wZ/AdSukis6Dpix1N+eF2w6yQiDnYnfi+oVQsX6dDM1ippSNFiRDxDbXbV0Z GPpg==
In-reply-to: <1339747801-28691-6-git-send-email-chenhc@lemote.com>
List-archive: <http://www.linux-mips.org/archives/linux-mips/>
List-help: <mailto:ecartis@linux-mips.org?Subject=help>
List-id: linux-mips <linux-mips.eddie.linux-mips.org>
List-owner: <mailto:ralf@linux-mips.org>
List-post: <mailto:linux-mips@linux-mips.org>
List-software: Ecartis version 1.0.0
List-subscribe: <mailto:ecartis@linux-mips.org?subject=subscribe%20linux-mips>
List-unsubscribe: <mailto:ecartis@linux-mips.org?subject=unsubscribe%20linux-mips>
References: <1339747801-28691-1-git-send-email-chenhc@lemote.com> <1339747801-28691-6-git-send-email-chenhc@lemote.com>
Reply-to: LIU Qi <liuqi82@gmail.com>
Sender: linux-mips-bounce@linux-mips.org
User-agent: Mutt/1.5.21 (2010-09-15)
On Fri, Jun 15, 2012 at 04:09:52PM +0800, Huacai Chen wrote:
 > Loongson family machines use Hyper-Transport bus for inter-core
 > connection and device connection. The PCI bus is a subordinate
 > linked at HT1.
 > 
 > With UEFI-like firmware interface, We don't need PCI irq routing
 > fixup.
 > 
 > Signed-off-by: Huacai Chen <chenhc@lemote.com>
 > Signed-off-by: Hongliang Tao <taohl@lemote.com>
 > Signed-off-by: Hua Yan <yanh@lemote.com>
 > ---
 >  arch/mips/Kconfig                              |    9 ++
 >  arch/mips/include/asm/mach-loongson/loongson.h |    7 ++
 >  arch/mips/include/asm/mach-loongson/pci.h      |    5 +
 >  arch/mips/pci/Makefile                         |    1 +
 >  arch/mips/pci/fixup-loongson3.c                |   50 +++++++++++
 >  arch/mips/pci/ops-loongson3.c                  |  104 
 > ++++++++++++++++++++++++
 >  6 files changed, 176 insertions(+), 0 deletions(-)
 >  create mode 100644 arch/mips/pci/fixup-loongson3.c
 >  create mode 100644 arch/mips/pci/ops-loongson3.c
Fix the following compiling warning please:

  CC      arch/mips/pci/fixup-loongson3.o
arch/mips/pci/fixup-loongson3.c: In function ‘pcibios_map_irq’:
arch/mips/pci/fixup-loongson3.c:42: warning: passing argument 1 of 
‘print_fixup_info’ discards qualifiers from pointer target type
arch/mips/pci/fixup-loongson3.c:32: note: expected ‘struct pci_dev *’ but 
argument is of type ‘const struct pci_dev *’

LIU Qi

<Prev in Thread] Current Thread [Next in Thread>