| To: | Sergei Shtylyov <sshtylyov@mvista.com> |
|---|---|
| Subject: | RE: [PATCH v2,1/5] MIPS: Add support for the 1074K core. |
| From: | "Hill, Steven" <sjhill@mips.com> |
| Date: | Mon, 21 May 2012 15:38:20 +0000 |
| Accept-language: | en-US |
| Cc: | "linux-mips@linux-mips.org" <linux-mips@linux-mips.org> |
| In-reply-to: | <4FAE52F4.6020301@mvista.com> |
| References: | <1336684439-25109-1-git-send-email-sjhill@mips.com>,<4FAE52F4.6020301@mvista.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| Thread-index: | AQHNLvHbUDGxC7VKF0eKSmUebROp2pbGh5gAgA3pUkc= |
| Thread-topic: | [PATCH v2,1/5] MIPS: Add support for the 1074K core. |
I have cleaned up this patch for 1074K change only. The code that is refactored for 74K is part of the 1074K support. 1074K is a multi-cored 74K and thus the changes are necessary. -Steve |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | [PATCH] MIPS: Add support for the MIPS32 4Kc family I/D caches., Steven J. Hill |
|---|---|
| Next by Date: | [PATCH v3,08/10] MIPS: MIPS32R2 optimisations for pipeline stalls and code size., Steven J. Hill |
| Previous by Thread: | Re: [PATCH v2,1/5] MIPS: Add support for the 1074K core., Sergei Shtylyov |
| Next by Thread: | [PATCH v2,3/5] MIPS: Updates to SMTC and SMVP support for threaded cores., Steven J. Hill |
| Indexes: | [Date] [Thread] [Top] [All Lists] |