linux-mips
[Top] [All Lists]

[PATCH 2/8] MIPS: BMIPS: delay irq enable to ->smp_finish()

To: linux-mips@linux-mips.org, linux-kernel@vger.kernel.org
Subject: [PATCH 2/8] MIPS: BMIPS: delay irq enable to ->smp_finish()
From: Yong Zhang <yong.zhang0@gmail.com>
Date: Thu, 17 May 2012 18:10:04 +0800
Cc: ralf@linux-mips.org, david.daney@cavium.com
Dkim-signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=from:to:cc:subject:date:message-id:x-mailer:in-reply-to:references; bh=lBOp6hCI+Fy15gyaqGa1npArgT10Z7hIHbwquryDWfk=; b=C/nDSzu6hx2jl19Bsv0bbBNaLceHxQ3QcGUq7B5Apsxb28MAFBQU2aDqq+bV2m5wPi XkX226aqpSzFn3fgtprdK4lZAuO/F8V7af1SzLakW9utPUyQ+XQixtYytxyhk2Sf7ApV So2gaTDFw81/kbmklGKL9pLJOmkDocSUqA1G2b5Hy7HVrfnNw2nrJA925onM4xkyZn7N lv0ysRcPNXduNHG5FikhEbmYUq72ArIM7il66Po57EhDlz26AErYMqHMlOaR5IWz1/UI 4Yei5r6pKCEATOyyBoKwo5w6LKhWRvamoEIGVpAcWXmYmHc/yD+2rW2mGHISE4Z86G+6 inxA==
In-reply-to: <1337249410-7162-1-git-send-email-yong.zhang0@gmail.com>
References: <1337249410-7162-1-git-send-email-yong.zhang0@gmail.com>
Sender: linux-mips-bounce@linux-mips.org
From: Yong Zhang <yong.zhang@windriver.com>

To prepare for smoothing set_cpu_[active|online]() mess up

Signed-off-by: Yong Zhang <yong.zhang0@gmail.com>
Cc: Ralf Baechle <ralf@linux-mips.org>
---
 arch/mips/kernel/smp-bmips.c |   14 +++++++-------
 1 files changed, 7 insertions(+), 7 deletions(-)

diff --git a/arch/mips/kernel/smp-bmips.c b/arch/mips/kernel/smp-bmips.c
index 3046e29..298b437 100644
--- a/arch/mips/kernel/smp-bmips.c
+++ b/arch/mips/kernel/smp-bmips.c
@@ -197,13 +197,6 @@ static void bmips_init_secondary(void)
 
        write_c0_brcm_action(ACTION_CLR_IPI(smp_processor_id(), 0));
 #endif
-
-       /* make sure there won't be a timer interrupt for a little while */
-       write_c0_compare(read_c0_count() + mips_hpt_frequency / HZ);
-
-       irq_enable_hazard();
-       set_c0_status(IE_SW0 | IE_SW1 | IE_IRQ1 | IE_IRQ5 | ST0_IE);
-       irq_enable_hazard();
 }
 
 /*
@@ -212,6 +205,13 @@ static void bmips_init_secondary(void)
 static void bmips_smp_finish(void)
 {
        pr_info("SMP: CPU%d is running\n", smp_processor_id());
+
+       /* make sure there won't be a timer interrupt for a little while */
+       write_c0_compare(read_c0_count() + mips_hpt_frequency / HZ);
+
+       irq_enable_hazard();
+       set_c0_status(IE_SW0 | IE_SW1 | IE_IRQ1 | IE_IRQ5 | ST0_IE);
+       irq_enable_hazard();
 }
 
 /*
-- 
1.7.1


<Prev in Thread] Current Thread [Next in Thread>