| To: | linux-mips@linux-mips.org, ralf@linux-mips.org |
|---|---|
| Subject: | [PATCH v2 1/5] MIPS: Introduce board_cache_error_setup() hook. |
| From: | David Daney <ddaney.cavm@gmail.com> |
| Date: | Mon, 14 May 2012 17:04:46 -0700 |
| Cc: | David Daney <david.daney@cavium.com> |
| Dkim-signature: | v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=from:to:cc:subject:date:message-id:x-mailer:in-reply-to:references; bh=HZFM0wmYBEleevn1dv2Sj01Rbj2rnlOCS14WedU1qso=; b=eibETcAKTi+0eowRUfmLemobMNWMH5LW9bYTfVQwqq5/xsXKyYyB05r1nEFcFNnx97 1ZGdi2KNjGJCGkvctG9kiAxUj4OVNVAcqwgtzzQgn8fJ66z4jK8qGruzX6JyJvjSrNIJ NuoN0ICQhT01QXN5/iN5lMxRkcQ+n1GzGgZc9du9qfNV3WYdW2pOPTcRmFdIn7bpdH9K XwcuzV0Dwiig89SWBi3tQLt1sWdBRruTXb98itRF0wDvUtkIpalDQ9w8w6sbzGpRG3mL aStDx8hkU5kfBk6XCPzle/kZqH/snO3pusi+VUt8Lb0u4yDoww9i7yCVK2QxQJk6wIcF RYXw== |
| In-reply-to: | <1337040290-16015-1-git-send-email-ddaney.cavm@gmail.com> |
| References: | <1337040290-16015-1-git-send-email-ddaney.cavm@gmail.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
From: David Daney <david.daney@cavium.com>
This is used in subsequent patches.
Signed-off-by: David Daney <david.daney@cavium.com>
---
arch/mips/include/asm/traps.h | 1 +
arch/mips/kernel/traps.c | 5 ++++-
2 files changed, 5 insertions(+), 1 deletions(-)
diff --git a/arch/mips/include/asm/traps.h b/arch/mips/include/asm/traps.h
index ff74aec..420ca06 100644
--- a/arch/mips/include/asm/traps.h
+++ b/arch/mips/include/asm/traps.h
@@ -25,6 +25,7 @@ extern void (*board_nmi_handler_setup)(void);
extern void (*board_ejtag_handler_setup)(void);
extern void (*board_bind_eic_interrupt)(int irq, int regset);
extern void (*board_ebase_setup)(void);
+extern void (*board_cache_error_setup)(void);
extern int register_nmi_notifier(struct notifier_block *nb);
diff --git a/arch/mips/kernel/traps.c b/arch/mips/kernel/traps.c
index 9fd636b..b931eba 100644
--- a/arch/mips/kernel/traps.c
+++ b/arch/mips/kernel/traps.c
@@ -105,7 +105,7 @@ void (*board_nmi_handler_setup)(void);
void (*board_ejtag_handler_setup)(void);
void (*board_bind_eic_interrupt)(int irq, int regset);
void (*board_ebase_setup)(void);
-
+void __cpuinitdata(*board_cache_error_setup)(void);
static void show_raw_backtrace(unsigned long reg29)
{
@@ -1845,6 +1845,9 @@ void __init trap_init(void)
set_except_vector(26, handle_dsp);
+ if (board_cache_error_setup)
+ board_cache_error_setup();
+
if (cpu_has_vce)
/* Special exception: R4[04]00 uses also the divec space. */
memcpy((void *)(ebase + 0x180), &except_vec3_r4000, 0x100);
--
1.7.2.3
|
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | [PATCH v2 0/5] MIPS: Move cache setup earlier., David Daney |
|---|---|
| Next by Date: | [PATCH v2 3/5] MIPS: Octeon: Use board_cache_error_setup for cache error handler setup., David Daney |
| Previous by Thread: | Re: [PATCH v2 2/5] MIPS: Make set_handler() __cpuinit., Sergei Shtylyov |
| Next by Thread: | [PATCH v2 3/5] MIPS: Octeon: Use board_cache_error_setup for cache error handler setup., David Daney |
| Indexes: | [Date] [Thread] [Top] [All Lists] |