| To: | David Daney <ddaney.cavm@gmail.com> |
|---|---|
| Subject: | Re: [PATCH 1/2] MIPS: OCTEON: Add register definitions for SPI host hardware. |
| From: | Linus Walleij <linus.walleij@linaro.org> |
| Date: | Mon, 14 May 2012 22:02:24 +0200 |
| Cc: | devicetree-discuss@lists.ozlabs.org, Grant Likely <grant.likely@secretlab.ca>, Rob Herring <rob.herring@calxeda.com>, spi-devel-general@lists.sourceforge.net, linux-mips@linux-mips.org, David Daney <david.daney@cavium.com>, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org |
| In-reply-to: | <1336772086-17248-2-git-send-email-ddaney.cavm@gmail.com> |
| References: | <1336772086-17248-1-git-send-email-ddaney.cavm@gmail.com> <1336772086-17248-2-git-send-email-ddaney.cavm@gmail.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
On Fri, May 11, 2012 at 11:34 PM, David Daney <ddaney.cavm@gmail.com> wrote:
> From: David Daney <david.daney@cavium.com>
>
> Needed by SPI driver.
That's not very verbose, plese tell atleast tell which SPI driver it's for.
> +union cvmx_mpi_cfg {
> + uint64_t u64;
The kernel already has a type (in <linux/kernel.h>) used in many places in the
kernel, called "u64" so this gets very confusing.
Can you call it something else?
BTW: you could then s/uint64_t/u64 and use that u64.
(Some don't like the three-letter types so no big deal.)
> + struct cvmx_mpi_cfg_s {
> +#ifdef __BIG_ENDIAN_BITFIELD
> + uint64_t reserved_29_63:35;
> + uint64_t clkdiv:13;
> + uint64_t csena3:1;
> + uint64_t csena2:1;
> + uint64_t csena1:1;
> + uint64_t csena0:1;
> + uint64_t cslate:1;
> + uint64_t tritx:1;
> + uint64_t idleclks:2;
> + uint64_t cshi:1;
> + uint64_t csena:1;
> + uint64_t int_ena:1;
> + uint64_t lsbfirst:1;
> + uint64_t wireor:1;
> + uint64_t clk_cont:1;
> + uint64_t idlelo:1;
> + uint64_t enable:1;
> +#else
> + uint64_t enable:1;
> + uint64_t idlelo:1;
> + uint64_t clk_cont:1;
> + uint64_t wireor:1;
> + uint64_t lsbfirst:1;
> + uint64_t int_ena:1;
> + uint64_t csena:1;
> + uint64_t cshi:1;
> + uint64_t idleclks:2;
> + uint64_t tritx:1;
> + uint64_t cslate:1;
> + uint64_t csena0:1;
> + uint64_t csena1:1;
> + uint64_t csena2:1;
> + uint64_t csena3:1;
> + uint64_t clkdiv:13;
> + uint64_t reserved_29_63:35;
> +#endif
This boggles my mind, but I see there are many drivers doing this,
but using uint64_t looks overly scary.
Can't you break it apart using a set of u32's like in
drivers/net/ethernet/micrel/ksz884x.c?
Yours,
Linus Walleij
|
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | [PATCH V3 16/17] SPI: MIPS: lantiq: add FALCON spi driver, John Crispin |
|---|---|
| Next by Date: | Re: [PATCH 2/2] spi: Add SPI master controller for OCTEON SOCs., Linus Walleij |
| Previous by Thread: | [PATCH 1/2] MIPS: OCTEON: Add register definitions for SPI host hardware., David Daney |
| Next by Thread: | Re: [PATCH 1/2] MIPS: OCTEON: Add register definitions for SPI host hardware., Grant Likely |
| Indexes: | [Date] [Thread] [Top] [All Lists] |