| To: | devicetree-discuss@lists.ozlabs.org, Grant Likely <grant.likely@secretlab.ca>, Rob Herring <rob.herring@calxeda.com>, spi-devel-general@lists.sourceforge.net |
|---|---|
| Subject: | [PATCH 0/2] MIPS/spi: New driver for SPI master controller for OCTEON SOCs. |
| From: | David Daney <ddaney.cavm@gmail.com> |
| Date: | Fri, 11 May 2012 14:34:44 -0700 |
| Cc: | linux-kernel@vger.kernel.org, linux-mips@linux-mips.org, linux-doc@vger.kernel.org, David Daney <david.daney@cavium.com> |
| Dkim-signature: | v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=from:to:cc:subject:date:message-id:x-mailer; bh=2y5JOHEBUNo5USfmK4ohiBESGo70CFV3+UtlD6sM4Bw=; b=iAJCsnvn+6GRrfVVUlsx/yWycolFtP0nPKeo+Yah7Z1DcfhBzdyszgLfIqBv+d0F/W p6+3N75SQOiPnWiqZeUq4ONXzM/0qKHSUjOp3gLn9kX2K+h3O0ssKh3UXMoc5EUgnG3h 5077N+yUfWiUT7BNSJXv6IK2lsPpsKbyw65Qmnk8UV+uZ8PXpMOAk49JO52F2nBKQI3s L7aIg+CTtR+fBpq0QfwEJbluvtKlT6NCGpCgVEPumn58ixVX7Ve0z0AoAMJA8rr/uWRf 7hBQg1GBg/YB8gVWPi38vaJ5B7MCWckbuNpCdCAi+/p4G8OsS7/dEurfsilJ301ddoOP RJ/g== |
| Sender: | linux-mips-bounce@linux-mips.org |
From: David Daney <david.daney@cavium.com> Several members of the OCTEON family have on-chips SPI master controller hardware, so here is a driver for it. I split the register definitions out to a separate patch so that they live with all the other similar files for other OCTEON hardware blocks in arch/mips/include/asm/octeon. This does leave the question of who should merge these. I don't have a preference, could be Ralf's Linux/MIPS tree or via the SPI maintainers. Tested by driving an at25 eeprom. David Daney (2): MIPS: OCTEON: Add register definitions for SPI host hardware. spi: Add SPI master controller for OCTEON SOCs. .../devicetree/bindings/spi/spi-octeon.txt | 33 ++ arch/mips/include/asm/octeon/cvmx-mpi-defs.h | 328 +++++++++++++++++ drivers/spi/Kconfig | 7 + drivers/spi/Makefile | 1 + drivers/spi/spi-octeon.c | 369 ++++++++++++++++++++ 5 files changed, 738 insertions(+), 0 deletions(-) create mode 100644 Documentation/devicetree/bindings/spi/spi-octeon.txt create mode 100644 arch/mips/include/asm/octeon/cvmx-mpi-defs.h create mode 100644 drivers/spi/spi-octeon.c -- 1.7.2.3 |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH v2,08/10] MIPS: MIPS32R2 optimisations for pipeline stalls and code size., David Daney |
|---|---|
| Next by Date: | [PATCH 2/2] spi: Add SPI master controller for OCTEON SOCs., David Daney |
| Previous by Thread: | [PATCH v3,04/10] Add the MIPS32R2 'ins' and 'ext' instructions for use by the kernel's micro-assembler., Steven J. Hill |
| Next by Thread: | [PATCH 2/2] spi: Add SPI master controller for OCTEON SOCs., David Daney |
| Indexes: | [Date] [Thread] [Top] [All Lists] |