| To: | Sergei Shtylyov <sshtylyov@mvista.com> |
|---|---|
| Subject: | Re: [PATCH] Add MIPS64R2 core support. |
| From: | Leonid Yegoshin <yegoshin@mips.com> |
| Date: | Tue, 10 Apr 2012 12:09:42 -0700 |
| Cc: | "Steven J. Hill" <sjhill@mips.com>, <linux-mips@linux-mips.org>, <ralf@linux-mips.org> |
| In-reply-to: | <4F841E48.7000104@mvista.com> |
| References: | <1333987461-822-1-git-send-email-sjhill@mips.com> <4F841E48.7000104@mvista.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mozilla/5.0 (X11; U; Linux x86_64; en-US; rv:1.9.2.18) Gecko/20110617 Thunderbird/3.1.11 |
On 04/10/2012 04:49 AM, Sergei Shtylyov wrote: From: "Steven J. Hill"<sjhill@mips.com>+config 64BIT_PHYS_ADDR + bool "Kernel supports 64 bit physical addresses" if EXPERIMENTAL + depends on 64BITThis option is selected on 32-bit CPUs like Alchemy, which has 36-bit physical address. It will cause a warning about unmet Just verified - selected Alchemy and DB1000 board and got # CONFIG_64BIT is not set CONFIG_64BIT_PHYS_ADDR=y CONFIG_ARCH_PHYS_ADDR_T_64BIT=y CONFIG_PHYS_ADDR_T_64BIT=y ???I also want to say that NetLogic Microsystems web site indicates that some of Alchemy CPU has only 14 bit DDR/SDRAM address, for exam - Au1550 (http://www.netlogicmicro.com/Products/Alchemy/Au1550.asp) but arch/mips/configs/db1550_defconfig (and pb1550) choses 64BIT_PHYS_ADDR too. Seems like something wrong here. - Leonid. |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH] Revert "MIPS: cache: Provide cache flush operations for XFS", Leonid Yegoshin |
|---|---|
| Next by Date: | Re: [PATCH] Add MIPS64R2 core support., Sergei Shtylyov |
| Previous by Thread: | Re: [PATCH] Add MIPS64R2 core support., Sergei Shtylyov |
| Next by Thread: | Re: [PATCH] Add MIPS64R2 core support., Sergei Shtylyov |
| Indexes: | [Date] [Thread] [Top] [All Lists] |