linux-mips
[Top] [All Lists]

RE: SMP MIPS and Linux 3.2

To: Deng-Cheng Zhu <dengcheng.zhu@gmail.com>, Mikael Starvik <mikael.starvik@axis.com>
Subject: RE: SMP MIPS and Linux 3.2
From: "Gandham, Raghu" <raghu@mips.com>
Date: Fri, 24 Feb 2012 07:53:38 +0000
Accept-language: en-US
Cc: "linux-mips@linux-mips.org" <linux-mips@linux-mips.org>
In-reply-to: <CAOfQC98QuBp+-9UKXt4kqnrtzmNyHqDWG+6RBzspvhgJwsps4A@mail.gmail.com>
References: <4BEA3FF3CAA35E408EA55C7BE2E61D055C76C25948@xmail3.se.axis.com> <CAOfQC98QuBp+-9UKXt4kqnrtzmNyHqDWG+6RBzspvhgJwsps4A@mail.gmail.com>
Sender: linux-mips-bounce@linux-mips.org
Thread-index: AcznH9lfpXUbAgVmQ5aJnfIX4n0HcAIkubIwAGd2VNAAQXpygAAcmanw
Thread-topic: SMP MIPS and Linux 3.2
Hi Deng-Cheng, 

>Do you know why it didn't happen?

I must have forgotten to upload this patch along with other patches I submitted 
a while ago. I will verify that this patch is valid as is and submit it.

Raghu

>-----Original Message-----
>From: Deng-Cheng Zhu [mailto:dengcheng.zhu@gmail.com]
>Sent: Thursday, February 23, 2012 2:11 AM
>To: Mikael Starvik; Gandham, Raghu
>Cc: linux-mips@linux-mips.org
>Subject: Re: SMP MIPS and Linux 3.2
>
>I should have contacted the author (Raghu Gandham) of a fix for this
>issue to get it into the mainline. But it slipped out of my mind...
>
>The patch link is here:
>http://git.linux-mips.org/?p=linux-
>mti.git;a=commitdiff;h=5460815027d802697b879644c74f0e8365254020
>
>Hi, Raghu
>
>Do you know why it didn't happen?
>
>
>Deng-Cheng
>
>On Wed, Feb 22, 2012 at 6:57 PM, Mikael Starvik
><mikael.starvik@axis.com> wrote:
>>
>> Found it! There are no calls to scheduler_ipi() from the MIPS parts in
>vanilla 3.2.
>>
>> /Mikael
>>
>> -----Original Message-----
>> From: Mikael Starvik
>> Sent: den 20 februari 2012 10:34
>> To: 'linux-mips@linux-mips.org'
>> Subject: SMP MIPS and Linux 3.2
>>
>> I'm running Linux 3.2 on a MIPS 34K with two VPEs (in MT_SMP
>configuration). It works fine in UP but with SMP it deadlocks during
>bootup (both CPUs gets idle). Typically like this:
>>
>> [    0.090000] CPU revision is: 01019550 (MIPS 34Kc) [    0.090000]
>Primary instruction cache 32kB, VIPT, 4-way, linesize 32 bytes.
>> [    0.090000] Primary data cache 32kB, 4-way, PIPT, no aliases,
>linesize 32 bytes [    0.170000] Brought up 2 CPUs <No more output>
>>
>> I have tried to enable __ARCH_WANT_INTERRUPTS_ON_CTXSW but that didn't
>improve anything. Anyone else got this running or have any thoughts
>about what the problem may be?
>>
>> Best Regards
>> /Mikael
>>

<Prev in Thread] Current Thread [Next in Thread>