linux-mips
[Top] [All Lists]

Re: SMP MIPS and Linux 3.2

To: Mikael Starvik <mikael.starvik@axis.com>, raghu@mips.com
Subject: Re: SMP MIPS and Linux 3.2
From: Deng-Cheng Zhu <dengcheng.zhu@gmail.com>
Date: Thu, 23 Feb 2012 18:11:07 +0800
Authentication-results: mr.google.com; spf=pass (google.com: domain of dengcheng.zhu@gmail.com designates 10.182.86.201 as permitted sender) smtp.mail=dengcheng.zhu@gmail.com; dkim=pass header.i=dengcheng.zhu@gmail.com
Cc: "linux-mips@linux-mips.org" <linux-mips@linux-mips.org>
Dkim-signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=gamma; h=mime-version:in-reply-to:references:date:message-id:subject:from:to :cc:content-type:content-transfer-encoding; bh=0w8ZJVO532uu07Ef9DAjs4g0gUsg6uxJBsH6nLoTW50=; b=AhS9pDST0CAuHUJOxsYCf+5/bayqFPrBe6PyQ4yVZ9CLzXeYVG65/LyeF6pnVP3WRl w9hduAOnn8mYUSLSbgXNEzW6fSYmi4Y8yYrQK7dTeHG1dK4houYWx7O+bhs8htv0b0xr kd9lNhmwUBeGE+kzh6+Vz/GvMERgRaVn8Ovk0=
In-reply-to: <4BEA3FF3CAA35E408EA55C7BE2E61D055C76C25948@xmail3.se.axis.com>
References: <4BEA3FF3CAA35E408EA55C7BE2E61D055C76C25948@xmail3.se.axis.com>
Sender: linux-mips-bounce@linux-mips.org
I should have contacted the author (Raghu Gandham) of a fix for this
issue to get it into the mainline. But it slipped out of my mind...

The patch link is here:
http://git.linux-mips.org/?p=linux-mti.git;a=commitdiff;h=5460815027d802697b879644c74f0e8365254020

Hi, Raghu

Do you know why it didn't happen?


Deng-Cheng

On Wed, Feb 22, 2012 at 6:57 PM, Mikael Starvik <mikael.starvik@axis.com> wrote:
>
> Found it! There are no calls to scheduler_ipi() from the MIPS parts in 
> vanilla 3.2.
>
> /Mikael
>
> -----Original Message-----
> From: Mikael Starvik
> Sent: den 20 februari 2012 10:34
> To: 'linux-mips@linux-mips.org'
> Subject: SMP MIPS and Linux 3.2
>
> I'm running Linux 3.2 on a MIPS 34K with two VPEs (in MT_SMP configuration). 
> It works fine in UP but with SMP it deadlocks during bootup (both CPUs gets 
> idle). Typically like this:
>
> [    0.090000] CPU revision is: 01019550 (MIPS 34Kc) [    0.090000] Primary 
> instruction cache 32kB, VIPT, 4-way, linesize 32 bytes.
> [    0.090000] Primary data cache 32kB, 4-way, PIPT, no aliases, linesize 32 
> bytes [    0.170000] Brought up 2 CPUs <No more output>
>
> I have tried to enable __ARCH_WANT_INTERRUPTS_ON_CTXSW but that didn't 
> improve anything. Anyone else got this running or have any thoughts about 
> what the problem may be?
>
> Best Regards
> /Mikael
>

<Prev in Thread] Current Thread [Next in Thread>