| To: | ralf@linux-mips.org |
|---|---|
| Subject: | [PATCH 4/9 v3] MIPS: BCM63XX: define SPI register sizes. |
| From: | Florian Fainelli <florian@openwrt.org> |
| Date: | Tue, 31 Jan 2012 15:10:43 +0100 |
| Cc: | linux-mips@linux-mips.org, grant.likely@secretlab.ca, spi-devel-general@lists.sourceforge.net, Florian Fainelli <florian@openwrt.org> |
| In-reply-to: | <1328019048-5892-1-git-send-email-florian@openwrt.org> |
| References: | <1328019048-5892-1-git-send-email-florian@openwrt.org> |
| Sender: | linux-mips-bounce@linux-mips.org |
There are two distinct sizes for the SPI register depending on the SoC
generation (6338 & 6348 vs 6358 & 6368).
Signed-off-by: Florian Fainelli <florian@openwrt.org>
---
Changes since v2:
- added different sizes accounting for the different SPI controller FIFO sizes
No changes in v1
arch/mips/include/asm/mach-bcm63xx/bcm63xx_cpu.h | 4 ++++
1 files changed, 4 insertions(+), 0 deletions(-)
diff --git a/arch/mips/include/asm/mach-bcm63xx/bcm63xx_cpu.h
b/arch/mips/include/asm/mach-bcm63xx/bcm63xx_cpu.h
index 016dc9e..4c1e147 100644
--- a/arch/mips/include/asm/mach-bcm63xx/bcm63xx_cpu.h
+++ b/arch/mips/include/asm/mach-bcm63xx/bcm63xx_cpu.h
@@ -135,6 +135,10 @@ enum bcm63xx_regs_set {
#define RSET_DSL_LMEM_SIZE (64 * 1024 * 4)
#define RSET_DSL_SIZE 4096
#define RSET_WDT_SIZE 12
+#define BCM_6338_RSET_SPI_SIZE 64
+#define BCM_6348_RSET_SPI_SIZE 64
+#define BCM_6358_RSET_SPI_SIZE 1804
+#define BCM_6368_RSET_SPI_SIZE 1804
#define RSET_ENET_SIZE 2048
#define RSET_ENETDMA_SIZE 2048
#define RSET_ENETSW_SIZE 65536
--
1.7.5.4
|
| Previous by Date: | [PATCH 0/9 v3] MIPS: BCM63XX: add support for SPI, Florian Fainelli |
|---|---|
| Next by Date: | [PATCH 2/9 v3] MIPS: BCM63XX: define BCM6358 SPI base address, Florian Fainelli |
| Previous by Thread: | [PATCH 0/9 v3] MIPS: BCM63XX: add support for SPI, Florian Fainelli |
| Next by Thread: | [PATCH 2/9 v3] MIPS: BCM63XX: define BCM6358 SPI base address, Florian Fainelli |
| Indexes: | [Date] [Thread] [Top] [All Lists] |