linux-mips
[Top] [All Lists]

[PATCH 2/3] MIPS: Alchemy: update cpu-feature-overrides

To: Ralf Baechle <ralf@linux-mips.org>
Subject: [PATCH 2/3] MIPS: Alchemy: update cpu-feature-overrides
From: Manuel Lauss <manuel.lauss@googlemail.com>
Date: Wed, 16 Nov 2011 16:42:27 +0100
Cc: Linux-MIPS <linux-mips@linux-mips.org>, Manuel Lauss <manuel.lauss@googlemail.com>
Dkim-signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=googlemail.com; s=gamma; h=from:to:cc:subject:date:message-id:x-mailer:in-reply-to:references; bh=PhmUAt9Akp8sW58o3OHu/t2wNArXpyZo1BTKrLhZGCI=; b=kLaG1WpUdwefvfM4Jj02sit0XBMlk6jepSelQKCMIsPwYebQVSuZPc5KdtwiIZy0LX rYFFzxpBvl9Wi2e0gCh9xH4GxOKBGV+UGpPqdQst8N/h70l8yra7t1ISQgd7Jdj6Safw IZzfScQ0yJW4aSXbRXYruNnuRcjReRDjQH1wE=
In-reply-to: <1321458148-7894-1-git-send-email-manuel.lauss@googlemail.com>
References: <1321458148-7894-1-git-send-email-manuel.lauss@googlemail.com>
Sender: linux-mips-bounce@linux-mips.org
Signed-off-by: Manuel Lauss <manuel.lauss@googlemail.com>
---
 .../asm/mach-au1x00/cpu-feature-overrides.h        |    3 +++
 1 files changed, 3 insertions(+), 0 deletions(-)

diff --git a/arch/mips/include/asm/mach-au1x00/cpu-feature-overrides.h 
b/arch/mips/include/asm/mach-au1x00/cpu-feature-overrides.h
index d5df0ca..3f741af 100644
--- a/arch/mips/include/asm/mach-au1x00/cpu-feature-overrides.h
+++ b/arch/mips/include/asm/mach-au1x00/cpu-feature-overrides.h
@@ -13,12 +13,14 @@
 #define cpu_has_4k_cache               1
 #define cpu_has_tx39_cache             0
 #define cpu_has_fpu                    0
+#define cpu_has_32fpr                  0
 #define cpu_has_counter                        1
 #define cpu_has_watch                  1
 #define cpu_has_divec                  1
 #define cpu_has_vce                    0
 #define cpu_has_cache_cdex_p           0
 #define cpu_has_cache_cdex_s           0
+#define cpu_has_prefetch               1
 #define cpu_has_mcheck                 1
 #define cpu_has_ejtag                  1
 #define cpu_has_llsc                   1
@@ -29,6 +31,7 @@
 #define cpu_has_vtag_icache            0
 #define cpu_has_dc_aliases             0
 #define cpu_has_ic_fills_f_dc          1
+#define cpu_has_pindexed_dcache                0
 #define cpu_has_mips32r1               1
 #define cpu_has_mips32r2               0
 #define cpu_has_mips64r1               0
-- 
1.7.8.rc1


<Prev in Thread] Current Thread [Next in Thread>