| To: | Maxime Bizon <mbizon@freebox.fr> |
|---|---|
| Subject: | Re: [PATCH v2 06/11] MIPS: BCM63XX: add more register sets & missing register definitions. |
| From: | Ralf Baechle <ralf@linux-mips.org> |
| Date: | Wed, 16 Nov 2011 11:29:55 +0000 |
| Cc: | linux-mips@linux-mips.org |
| In-reply-to: | <1320430175-13725-7-git-send-email-mbizon@freebox.fr> |
| References: | <1320430175-13725-1-git-send-email-mbizon@freebox.fr> <1320430175-13725-7-git-send-email-mbizon@freebox.fr> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mutt/1.5.21 (2010-09-15) |
Queued for 3.3. Thanks, Ralf |
| Previous by Date: | Re: [PATCH v2 05/11] MIPS: BCM63XX: cleanup cpu registers., Ralf Baechle |
|---|---|
| Next by Date: | Re: [PATCH v2 07/11] MIPS: BCM63XX: change irq code to prepare for per-cpu peculiarity., Ralf Baechle |
| Previous by Thread: | [PATCH v2 06/11] MIPS: BCM63XX: add more register sets & missing register definitions., Maxime Bizon |
| Next by Thread: | [PATCH v2 07/11] MIPS: BCM63XX: change irq code to prepare for per-cpu peculiarity., Maxime Bizon |
| Indexes: | [Date] [Thread] [Top] [All Lists] |