| To: | David Daney <david.daney@cavium.com> |
|---|---|
| Subject: | Re: [PATCH v5 1/5] MIPS: Add accessor macros for 64-bit performance counter registers. |
| From: | Ralf Baechle <ralf@linux-mips.org> |
| Date: | Sat, 24 Sep 2011 02:19:37 +0200 |
| Cc: | linux-mips@linux-mips.org |
| In-reply-to: | <1316712378-7282-2-git-send-email-david.daney@cavium.com> |
| References: | <1316712378-7282-1-git-send-email-david.daney@cavium.com> <1316712378-7282-2-git-send-email-david.daney@cavium.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
| User-agent: | Mutt/1.5.21 (2010-09-15) |
Queued for 3.2. Thanks, Ralf |
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH 2/2] MIPS: Add probes for more Octeon II CPUs., Ralf Baechle |
|---|---|
| Next by Date: | Re: [PATCH v5 2/5] MIPS: perf: Cleanup formatting in arch/mips/kernel/perf_event.c, Ralf Baechle |
| Previous by Thread: | [PATCH v5 1/5] MIPS: Add accessor macros for 64-bit performance counter registers., David Daney |
| Next by Thread: | [PATCH v5 5/5] MIPS: perf: Add Octeon support for hardware perf., David Daney |
| Indexes: | [Date] [Thread] [Top] [All Lists] |