| To: | linux-mips@linux-mips.org, ralf@linux-mips.org |
|---|---|
| Subject: | [PATCH 2/2] MIPS: Add probes for more Octeon II CPUs. |
| From: | David Daney <david.daney@cavium.com> |
| Date: | Thu, 22 Sep 2011 10:26:15 -0700 |
| Cc: | David Daney <david.daney@cavium.com> |
| In-reply-to: | <1316712378-7282-1-git-send-email-david.daney@cavium.com> |
| References: | <1316712378-7282-1-git-send-email-david.daney@cavium.com> |
| Sender: | linux-mips-bounce@linux-mips.org |
Detect cn61XX, cn66XX and cn68XX CPUs in cpu_probe_cavium().
Signed-off-by: David Daney <david.daney@cavium.com>
---
arch/mips/kernel/cpu-probe.c | 3 +++
1 files changed, 3 insertions(+), 0 deletions(-)
diff --git a/arch/mips/kernel/cpu-probe.c b/arch/mips/kernel/cpu-probe.c
index ebc0cd2..aa327a7 100644
--- a/arch/mips/kernel/cpu-probe.c
+++ b/arch/mips/kernel/cpu-probe.c
@@ -978,7 +978,10 @@ static inline void cpu_probe_cavium(struct cpuinfo_mips
*c, unsigned int cpu)
platform:
set_elf_platform(cpu, "octeon");
break;
+ case PRID_IMP_CAVIUM_CN61XX:
case PRID_IMP_CAVIUM_CN63XX:
+ case PRID_IMP_CAVIUM_CN66XX:
+ case PRID_IMP_CAVIUM_CN68XX:
c->cputype = CPU_CAVIUM_OCTEON2;
__cpu_name[cpu] = "Cavium Octeon II";
set_elf_platform(cpu, "octeon2");
--
1.7.2.3
|
| <Prev in Thread] | Current Thread | [Next in Thread> |
|---|---|---|
| ||
| Previous by Date: | Re: [PATCH 2/5] MIPS: bcm63xx: fix SDRAM size computation for BCM6345, Florian Fainelli |
|---|---|
| Next by Date: | [PATCH v5 0/5] MIPS: perf: Add support for 64-bit MIPS hardware counters., David Daney |
| Previous by Thread: | [PATCH v5 0/5] MIPS: perf: Add support for 64-bit MIPS hardware counters., David Daney |
| Next by Thread: | Re: [PATCH 2/2] MIPS: Add probes for more Octeon II CPUs., David Daney |
| Indexes: | [Date] [Thread] [Top] [All Lists] |