[Top] [All Lists]

Re: flush_kernel_vmap_range() invalidate_kernel_vmap_range() API not exi

To: Ralf Baechle <>
Subject: Re: flush_kernel_vmap_range() invalidate_kernel_vmap_range() API not exists for MIPS
From: naveen yadav <>
Date: Wed, 15 Jun 2011 11:58:24 +0530
Cc:, Christoph Hellwig <>
Dkim-signature: v=1; a=rsa-sha256; c=relaxed/relaxed;; s=gamma; h=domainkey-signature:mime-version:in-reply-to:references:date :message-id:subject:from:to:cc:content-type; bh=OZtB9ScxFq5XmiiB1X/kLCd7iQyNmw1ZXFiNzlUERUo=; b=Y3/o3rswiy14ohffXl+DfFkwoSQ8oL2plqFqFH25y6rSSsyr+E30uNuNzVdkLqID03 BjXWsxoMT1+ssrRuHL6qAj0Nm3d7mEqng+cZlRsJa4n+33RfiZtwc+LwOOd1hn+OwpUi MlzRiJbRJLDfHM/vJMde/Izut664GUhkj1dfs=
Domainkey-signature: a=rsa-sha1; c=nofws;; s=gamma; h=mime-version:in-reply-to:references:date:message-id:subject:from:to :cc:content-type; b=hABKP2JwdDYzqyie6IoGn2F5GU2bWrqQJNdelzTr99t3YNvLMW4xsGe2lFc+qyuuVv W1lWWapI59yG/Q9GVK8jNfQGX7n2grzcevhB1jWxrqDRSS3qzwOfgFOJyatOU4O1Sg3u sC2aXy7xB5Kmyb+jPKljygR/X6oJ/Nt/HMhAY=
In-reply-to: <>
References: <> <>
Dear Ralf Baechle,

I have made one patch for below API's for kernel. Pls provide
me your feedback about this .


On Fri, Mar 25, 2011 at 10:57 PM, Ralf Baechle <> wrote:
> On Fri, Mar 25, 2011 at 02:38:13PM +0530, naveen yadav wrote:
>> We are working on linux kernel on MIPS 34kce core and our
>> cache is VIVT having cache aliasing .
> No, they're VIPT unless you successfully modified your 34K core to
> change it from a less than perfect cache design to the most lunatic
> cache policy known to man kind ...
>> When I check the implementation on ARM I can check the implemenation
>> exists , but there is not similar implementation exists on MIPS.
>> These API's are used by XFS module:
>> static inline void flush_kernel_vmap_range(void *vaddr, int size)
>> static inline void invalidate_kernel_vmap_range(void *vaddr, int size)
>> static inline void flush_kernel_dcache_page(struct page *page)
> A known problem for (too ...) long.  I'll finally take care of it.
>  Ralf

Attachment: mips_dma_api.patch
Description: Binary data

<Prev in Thread] Current Thread [Next in Thread>